{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T23:22:45Z","timestamp":1772061765475,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":100,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,17]],"date-time":"2021-04-17T00:00:00Z","timestamp":1618617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1846169, CNS-2006943"],"award-info":[{"award-number":["CNS-1846169, CNS-2006943"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,19]]},"DOI":"10.1145\/3445814.3446755","type":"proceedings-article","created":{"date-parts":[[2021,4,11]],"date-time":"2021-04-11T17:06:26Z","timestamp":1618160786000},"page":"818-831","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Compiler-driven FPGA virtualization with SYNERGY"],"prefix":"10.1145","author":[{"given":"Joshua","family":"Landgraf","sequence":"first","affiliation":[{"name":"University of Texas at Austin, USA"}]},{"given":"Tiffany","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, USA"}]},{"given":"Will","family":"Lin","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, USA"}]},{"given":"Christopher J.","family":"Rossbach","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, USA \/ VMware Research, USA \/ Katana Graph, USA"}]},{"given":"Eric","family":"Schkufza","sequence":"additional","affiliation":[{"name":"Amazon, USA"}]}],"member":"320","published-online":{"date-parts":[[2021,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"e_1_3_2_1_2_1","volume-title":"Bazel: Correct, reproducible, fast builds for everyone. https: \/\/bazel.io","author":"K Aehlig","year":"2016","unstructured":"K Aehlig et al. 2016 . Bazel: Correct, reproducible, fast builds for everyone. https: \/\/bazel.io K Aehlig et al. 2016. Bazel: Correct, reproducible, fast builds for everyone. https: \/\/bazel.io"},{"key":"e_1_3_2_1_3_1","volume-title":"Enabling a Uniform Programming Model across the Software\/Hardware Boundary. FCCM 06","author":"Anderson Erik","unstructured":"Erik Anderson , Jason Agron , Wesley Peck , Jim Stevens , Fabrice Baijot , Ron Sass , and David Andrews . 2006. Enabling a Uniform Programming Model across the Software\/Hardware Boundary. FCCM 06 . Erik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ron Sass, and David Andrews. 2006. Enabling a Uniform Programming Model across the Software\/Hardware Boundary. FCCM 06."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869469"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_6_1","volume-title":"A VHDL primer","author":"Bhasker Jayaram","unstructured":"Jayaram Bhasker . 1999. A VHDL primer . Prentice-Hall . Jayaram Bhasker. 1999. A VHDL primer. Prentice-Hall."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/647923.741195"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689086"},{"key":"e_1_3_2_1_11_1","volume-title":"Cadence Palladium Z1 Enterprise Emulation Platform. https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/ documents\/tools\/system-design-verification\/palladium-z1-ds.pdf. (Accessed","year":"2020","unstructured":"Cadence. 2015. Cadence Palladium Z1 Enterprise Emulation Platform. https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/ documents\/tools\/system-design-verification\/palladium-z1-ds.pdf. (Accessed February 2020 ). Cadence. 2015. Cadence Palladium Z1 Enterprise Emulation Platform. https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/ documents\/tools\/system-design-verification\/palladium-z1-ds.pdf. (Accessed February 2020 )."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492853"},{"key":"e_1_3_2_1_16_1","volume-title":"Serving DNNs in Real Time at Datacenter Scale with Project Brainwave","author":"Chung Eric","unstructured":"Eric Chung , Jeremy Fowers , Kalin Ovtcharov , Michael Papamichael , Adrian Caulfield , Todd Massengill , Ming Liu , Mahdi Ghandi , Daniel Lo , Steve Reinhardt , Shlomi Alkalay , Hari Angepat , Derek Chiou , Alessandro Forin , Doug Burger , Lisa Woods , Gabriel Weisz , Michael Haselman , and Dan Zhang . 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave . IEEE. https:\/\/www.microsoft.com\/en-us\/research\/publication\/serving-dnnsreal-time-datacenter-scale-project-brainwave\/ Eric Chung, Jeremy Fowers, Kalin Ovtcharov, Michael Papamichael, Adrian Caulfield, Todd Massengill, Ming Liu, Mahdi Ghandi, Daniel Lo, Steve Reinhardt, Shlomi Alkalay, Hari Angepat, Derek Chiou, Alessandro Forin, Doug Burger, Lisa Woods, Gabriel Weisz, Michael Haselman, and Dan Zhang. 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave. IEEE. https:\/\/www.microsoft.com\/en-us\/research\/publication\/serving-dnnsreal-time-datacenter-scale-project-brainwave\/"},{"key":"e_1_3_2_1_17_1","volume-title":"LINQits: Big Data on Little Clients. In 40th International Symposium on Computer Architecture. ACM. http:\/\/research.microsoft.com\/apps\/pubs\/default.aspx?id= 198052","author":"Chung Eric S.","year":"2013","unstructured":"Eric S. Chung , John D. Davis , and Jaewon Lee . 2013 . LINQits: Big Data on Little Clients. In 40th International Symposium on Computer Architecture. ACM. http:\/\/research.microsoft.com\/apps\/pubs\/default.aspx?id= 198052 Eric S. Chung, John D. Davis, and Jaewon Lee. 2013. LINQits: Big Data on Little Clients. In 40th International Symposium on Computer Architecture. ACM. http:\/\/research.microsoft.com\/apps\/pubs\/default.aspx?id= 198052"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"e_1_3_2_1_19_1","volume-title":"High-level synthesis: from algorithm to digital circuit","author":"Coussy Philippe","unstructured":"Philippe Coussy and Adam Morawiec . 2008. High-level synthesis: from algorithm to digital circuit . Springer Science & Business Media . Philippe Coussy and Adam Morawiec. 2008. High-level synthesis: from algorithm to digital circuit. Springer Science & Business Media."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.23919\/ECC.2013.6669541"},{"key":"e_1_3_2_1_23_1","unstructured":"Amazon EC2. 2017. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/ instance-types\/f1\/  Amazon EC2. 2017. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/ instance-types\/f1\/"},{"key":"e_1_3_2_1_24_1","volume-title":"NICA: An Infrastructure for Inline Acceleration of Network Applications. In 2019 USENIX Annual Technical Conference, USENIX ATC 2019","author":"Eran Haggai","year":"2019","unstructured":"Haggai Eran , Lior Zeno , Maroun Tork , Gabi Malka , and Mark Silberstein . 2019 . NICA: An Infrastructure for Inline Acceleration of Network Applications. In 2019 USENIX Annual Technical Conference, USENIX ATC 2019 , Renton, WA, USA , July 10-12, 2019. 345-362. https:\/\/www.usenix.org\/conference\/atc19\/presentation\/ eran Haggai Eran, Lior Zeno, Maroun Tork, Gabi Malka, and Mark Silberstein. 2019. NICA: An Infrastructure for Inline Acceleration of Network Applications. In 2019 USENIX Annual Technical Conference, USENIX ATC 2019, Renton, WA, USA, July 10-12, 2019. 345-362. https:\/\/www.usenix.org\/conference\/atc19\/presentation\/ eran"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2889160.2889222"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_3_2_1_27_1","first-page":"51","volume-title":"Proceedings of the 15th USENIX Conference on Networked Systems Design and Implementation (Renton, WA, USA) ( NSDI'18). USENIX Association","author":"Firestone Daniel","year":"2018","unstructured":"Daniel Firestone , Andrew Putnam , Sambhrama Mundkur , Derek Chiou , Alireza Dabagh , Mike Andrewartha , Hari Angepat , Vivek Bhanu , Adrian Caulfield , Eric Chung , Harish Kumar Chandrappa , Somesh Chaturmohta , Matt Humphrey , Jack Lavier , Norman Lam , Fengfen Liu , Kalin Ovtcharov , Jitu Padhye , Gautham Popuri , Shachar Raindel , Tejas Sapre , Mark Shaw , Gabriel Silva , Madhan Sivakumar , Nisheeth Srivastava , Anshuman Verma , Qasim Zuhair , Deepak Bansal , Doug Burger , Kushagra Vaid , David A. Maltz , and Albert Greenberg . 2018 . Azure Accelerated Networking: SmartNICs in the Public Cloud . In Proceedings of the 15th USENIX Conference on Networked Systems Design and Implementation (Renton, WA, USA) ( NSDI'18). USENIX Association , Berkeley, CA, USA , 51 - 64 . http:\/\/dl.acm.org\/citation.cfm?id= 3307441. 3307446 Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian Caulfield, Eric Chung, Harish Kumar Chandrappa, Somesh Chaturmohta, Matt Humphrey, Jack Lavier, Norman Lam, Fengfen Liu, Kalin Ovtcharov, Jitu Padhye, Gautham Popuri, Shachar Raindel, Tejas Sapre, Mark Shaw, Gabriel Silva, Madhan Sivakumar, Nisheeth Srivastava, Anshuman Verma, Qasim Zuhair, Deepak Bansal, Doug Burger, Kushagra Vaid, David A. Maltz, and Albert Greenberg. 2018. Azure Accelerated Networking: SmartNICs in the Public Cloud. In Proceedings of the 15th USENIX Conference on Networked Systems Design and Implementation (Renton, WA, USA) ( NSDI'18). USENIX Association, Berkeley, CA, USA, 51-64. http:\/\/dl.acm.org\/citation.cfm?id= 3307441. 3307446"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.48"},{"key":"e_1_3_2_1_29_1","unstructured":"K Funk et al. 2016. icecream. https:\/\/github.com\/icecc\/icecream  K Funk et al. 2016. icecream. https:\/\/github.com\/icecc\/icecream"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.03.002"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.75"},{"key":"e_1_3_2_1_32_1","volume-title":"Software Configuration Management Using Vesta","author":"Heydon Allan","unstructured":"Allan Heydon , Timothy Mann , Roy Levin , and Yuan Yu. 2006. Software Configuration Management Using Vesta . Springer . Allan Heydon, Timothy Mann, Roy Levin, and Yuan Yu. 2006. Software Configuration Management Using Vesta. Springer."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2009.2028039"},{"key":"e_1_3_2_1_34_1","unstructured":"SRC Computers Inc. 2006. Carte Programming Environment. http:\/\/ www.srccomp.com\/SoftwareElements.htm  SRC Computers Inc. 2006. Carte Programming Environment. http:\/\/ www.srccomp.com\/SoftwareElements.htm"},{"key":"e_1_3_2_1_35_1","unstructured":"Intel. 2018. Intel Quartus Prime Software. https:\/\/www.altera.com\/products\/ design-software\/fpga-design\/quartus-prime\/download.html  Intel. 2018. Intel Quartus Prime Software. https:\/\/www.altera.com\/products\/ design-software\/fpga-design\/quartus-prime\/download.html"},{"key":"e_1_3_2_1_36_1","unstructured":"Intel. 2020. Cyclone V Device Handbook. https:\/\/www.intel.com\/content\/dam\/ www\/programmable\/us\/en\/pdfs\/literature\/hb\/cyclone-v\/cv_5v2.pdf.  Intel. 2020. Cyclone V Device Handbook. https:\/\/www.intel.com\/content\/dam\/ www\/programmable\/us\/en\/pdfs\/literature\/hb\/cyclone-v\/cv_5v2.pdf."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.48"},{"key":"e_1_3_2_1_38_1","first-page":"425","volume-title":"Proceedings of the 13th Usenix Conference on Networked Systems Design and Implementation (Santa Clara, CA) ( NSDI'16). USENIX Association","author":"Istv\u00e1n Zsolt","year":"2016","unstructured":"Zsolt Istv\u00e1n , David Sidler , Gustavo Alonso , and Marko Vukolic . 2016 . Consensus in a Box: Inexpensive Coordination in Hardware . In Proceedings of the 13th Usenix Conference on Networked Systems Design and Implementation (Santa Clara, CA) ( NSDI'16). USENIX Association , Berkeley, CA, USA , 425 - 438 . http:\/\/dl.acm.org\/citation.cfm?id= 2930611. 2930639 Zsolt Istv\u00e1n, David Sidler, Gustavo Alonso, and Marko Vukolic. 2016. Consensus in a Box: Inexpensive Coordination in Hardware. In Proceedings of the 13th Usenix Conference on Networked Systems Design and Implementation (Santa Clara, CA) ( NSDI'16). USENIX Association, Berkeley, CA, USA, 425-438. http:\/\/dl.acm.org\/citation.cfm?id= 2930611. 2930639"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968511"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515726"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168866"},{"key":"e_1_3_2_1_42_1","first-page":"1","article-title":"Hoplite: Building austere overlay NoCs for FPGAs","author":"Kapre Nachiket","year":"2015","unstructured":"Nachiket Kapre and Jan Gray . 2015 . Hoplite: Building austere overlay NoCs for FPGAs . In FPL. IEEE , 1 - 8 . Nachiket Kapre and Jan Gray. 2015. Hoplite: Building austere overlay NoCs for FPGAs. In FPL. IEEE, 1-8.","journal-title":"FPL. IEEE"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577353"},{"key":"e_1_3_2_1_44_1","first-page":"7","volume-title":"Proceedings of the 15th USENIX Conference on Hot Topics in Operating Systems (Switzerland) (HOTOS'15)","author":"Kaufmann Antoine","year":"2015","unstructured":"Antoine Kaufmann , Simon Peter , Thomas Anderson , and Arvind Krishnamurthy . 2015 . FlexNIC: Rethinking Network DMA . In Proceedings of the 15th USENIX Conference on Hot Topics in Operating Systems (Switzerland) (HOTOS'15) . USENIX Association, Berkeley, CA, USA , 7 - 7 . http:\/\/dl.acm.org\/citation.cfm?id= 2831090. 2831097 Antoine Kaufmann, Simon Peter, Thomas Anderson, and Arvind Krishnamurthy. 2015. FlexNIC: Rethinking Network DMA. In Proceedings of the 15th USENIX Conference on Hot Topics in Operating Systems (Switzerland) (HOTOS'15). USENIX Association, Berkeley, CA, USA, 7-7. http:\/\/dl.acm.org\/citation.cfm?id= 2831090. 2831097"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872367"},{"key":"e_1_3_2_1_46_1","volume-title":"13th {USENIX} Symposium on Operating Systems Design and Implementation ({ OSDI} 18). 107-127.","author":"Khawaja Ahmed","unstructured":"Ahmed Khawaja , Joshua Landgraf , Rohith Prakash , Michael Wei , Eric Schkufza , and Christopher J Rossbach . 2018. Sharing , protection, and compatibility for reconfigurable fabric with amorphos . In 13th {USENIX} Symposium on Operating Systems Design and Implementation ({ OSDI} 18). 107-127. Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher J Rossbach. 2018. Sharing, protection, and compatibility for reconfigurable fabric with amorphos. In 13th {USENIX} Symposium on Operating Systems Design and Implementation ({ OSDI} 18). 107-127."},{"key":"e_1_3_2_1_47_1","volume-title":"Version 1.0","author":"Khronos Group 2009.","unstructured":"Khronos Group 2009. The OpenCL Specification , Version 1.0 . Khronos Group . http:\/\/www.khronos.org\/registry\/cl\/specs\/opencl-1.0.33.pdf Khronos Group 2009. The OpenCL Specification, Version 1.0. Khronos Group. http:\/\/www.khronos.org\/registry\/cl\/specs\/opencl-1.0.33.pdf"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2746404"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145728"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2016.0013"},{"key":"e_1_3_2_1_51_1","volume-title":"Spallek","author":"Knodel Oliver","year":"2015","unstructured":"Oliver Knodel and Rainer G . Spallek . 2015 . RC3E: Provision and Management of Reconfigurable Hardware Accelerators in a Cloud Environment. CoRR abs\/1508.06843 ( 2015 ). arXiv: 1508. 06843 Oliver Knodel and Rainer G. Spallek. 2015. RC3E: Provision and Management of Reconfigurable Hardware Accelerators in a Cloud Environment. CoRR abs\/1508.06843 ( 2015 ). arXiv: 1508. 06843"},{"key":"e_1_3_2_1_52_1","first-page":"1","article-title":"An eficient FPGA overlay for portable custom instruction set extensions","author":"Koch Dirk","year":"2013","unstructured":"Dirk Koch , Christian Beckhof , and Guy G. F. Lemieux . 2013 . An eficient FPGA overlay for portable custom instruction set extensions . In FPL. IEEE , 1 - 8 . Dirk Koch, Christian Beckhof, and Guy G. F. Lemieux. 2013. An eficient FPGA overlay for portable custom instruction set extensions. In FPL. IEEE, 1-8.","journal-title":"FPL. IEEE"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.20"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"e_1_3_2_1_55_1","first-page":"991","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Korolija Dario","year":"2020","unstructured":"Dario Korolija , Timothy Roscoe , and Gustavo Alonso . 2020 . Do OS abstractions make sense on FPGAs? . In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) . USENIX Association , 991 - 1010 . https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/roscoe Dario Korolija, Timothy Roscoe, and Gustavo Alonso. 2020. Do OS abstractions make sense on FPGAs?. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 991-1010. https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/roscoe"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840303"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/439141"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.64"},{"key":"e_1_3_2_1_59_1","unstructured":"Trong-Yen Lee Che-Cheng Hu Li-Wen Lai and Chia-Chun Tsai. 2010. Hardware Context-Switch Methodology for Dynamically Partially Reconfigurable Systems. J. Inf. Sci. Eng. 26 ( 2010 ) 1289-1305.  Trong-Yen Lee Che-Cheng Hu Li-Wen Lai and Chia-Chun Tsai. 2010. Hardware Context-Switch Methodology for Dynamically Partially Reconfigurable Systems. J. Inf. Sci. Eng. 26 ( 2010 ) 1289-1305."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903426"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"e_1_3_2_1_64_1","volume-title":"Microsoft Azure Goes Back To Rack Servers With Project Olympus. https:\/\/www.nextplatform.com\/ 2016 \/11\/01\/microsoft-azure-goesback-rack-servers-project-olympus\/. (Accessed","year":"2018","unstructured":"Microsoft. 2017. Microsoft Azure Goes Back To Rack Servers With Project Olympus. https:\/\/www.nextplatform.com\/ 2016 \/11\/01\/microsoft-azure-goesback-rack-servers-project-olympus\/. (Accessed July 2018 ). Microsoft. 2017. Microsoft Azure Goes Back To Rack Servers With Project Olympus. https:\/\/www.nextplatform.com\/ 2016 \/11\/01\/microsoft-azure-goesback-rack-servers-project-olympus\/. (Accessed July 2018 )."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3338698.3338890"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168878"},{"key":"e_1_3_2_1_67_1","unstructured":"Nicholas Moore Albert Conti Miriam Leeser Benjamin Cordes and Laurie Smith King. 2007. An extensible framework for application portability between reconfigurable supercomputing architectures.  Nicholas Moore Albert Conti Miriam Leeser Benjamin Cordes and Laurie Smith King. 2007. An extensible framework for application portability between reconfigurable supercomputing architectures."},{"key":"e_1_3_2_1_68_1","unstructured":"NEC. [n.d.]. neoface | NEC Today. http:\/\/nectoday.com\/tag\/neoface\/. (Accessed April 2019 ).  NEC. [n.d.]. neoface | NEC Today. http:\/\/nectoday.com\/tag\/neoface\/. (Accessed April 2019 )."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847337"},{"key":"e_1_3_2_1_70_1","volume-title":"Andrews","author":"Peck Wesley","year":"2006","unstructured":"Wesley Peck , Erik K. Anderson , Jason Agron , Jim Stevens , Fabrice Baijot , and David L . Andrews . 2006 . Hthreads : A Computational Model for Reconfigurable Devices.. In FPL. IEEE , 1-4. Wesley Peck, Erik K. Anderson, Jason Agron, Jim Stevens, Fabrice Baijot, and David L. Andrews. 2006. Hthreads: A Computational Model for Reconfigurable Devices.. In FPL. IEEE, 1-4."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567578"},{"key":"e_1_3_2_1_72_1","volume-title":"Floem: A Programming System for NIC-Accelerated Network Applications. In 13th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2018","author":"Phothilimthana Phitchaya Mangpo","year":"2018","unstructured":"Phitchaya Mangpo Phothilimthana , Ming Liu , Antoine Kaufmann , Simon Peter , Rastislav Bod\u00edk , and Thomas E. Anderson . 2018 . Floem: A Programming System for NIC-Accelerated Network Applications. In 13th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2018 , Carlsbad, CA, USA , October 8-10, 2018 . 663-679. https:\/\/www.usenix.org\/conference\/osdi18\/presentation\/ phothilimthana Phitchaya Mangpo Phothilimthana, Ming Liu, Antoine Kaufmann, Simon Peter, Rastislav Bod\u00edk, and Thomas E. Anderson. 2018. Floem: A Programming System for NIC-Accelerated Network Applications. In 13th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2018, Carlsbad, CA, USA, October 8-10, 2018. 663-679. https:\/\/www.usenix.org\/conference\/osdi18\/presentation\/ phothilimthana"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.5555\/1097107.1097134"},{"key":"e_1_3_2_1_74_1","unstructured":"M Pool et al. 2016. distcc: A free distributed C\/C++ compiler system. https: \/\/github.com\/distcc\/distcc  M Pool et al. 2016. distcc: A free distributed C\/C++ compiler system. https: \/\/github.com\/distcc\/distcc"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.30"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304010"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723129"},{"key":"e_1_3_2_1_80_1","volume-title":"the Workshop on Cognitive Architectures.","author":"Sharma Hardik","year":"2016","unstructured":"Hardik Sharma , Jongse Park , Emmanuel Amaro , Bradley Thwaites , Praneetha Kotha , Anmol Gupta , Joon Kyung Kim , Asit Mishra , and Hadi Esmaeilzadeh . 2016 . Dnnweaver: From high-level deep network models to fpga acceleration . In the Workshop on Cognitive Architectures. Hardik Sharma, Jongse Park, Emmanuel Amaro, Bradley Thwaites, Praneetha Kotha, Anmol Gupta, Joon Kyung Kim, Asit Mishra, and Hadi Esmaeilzadeh. 2016. Dnnweaver: From high-level deep network models to fpga acceleration. In the Workshop on Cognitive Architectures."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331338"},{"key":"e_1_3_2_1_82_1","volume-title":"Brodersen","author":"Kwok-Hay So Hayden","year":"2007","unstructured":"Hayden Kwok-Hay So and Robert W . Brodersen . 2007 . BORPH : An Operating System for FPGA-Based Reconfigurable Computers. Ph.D. Dissertation. EECS Department, University of California , Berkeley. http:\/\/www.eecs.berkeley.edu\/ Pubs\/TechRpts\/2007\/EECS-2007-92.html Hayden Kwok-Hay So and Robert W. Brodersen. 2007. BORPH: An Operating System for FPGA-Based Reconfigurable Computers. Ph.D. Dissertation. EECS Department, University of California, Berkeley. http:\/\/www.eecs.berkeley.edu\/ Pubs\/TechRpts\/2007\/EECS-2007-92.html"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847345"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167713"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_2_1_87_1","volume-title":"Henssonow","author":"Surhone Lambert M.","year":"2010","unstructured":"Lambert M. Surhone , Mariam T. Tennoe , and Susan F . Henssonow . 2010 . Node.Js. Betascript Publishing , Mauritius. Lambert M. Surhone, Mariam T. Tennoe, and Susan F. Henssonow. 2010. Node.Js. Betascript Publishing, Mauritius."},{"key":"e_1_3_2_1_88_1","volume-title":"The Verilog\u00ae Hardware Description Language","author":"Thomas Donald","unstructured":"Donald Thomas and Philip Moorby . 2008. The Verilog\u00ae Hardware Description Language . Springer Science & Business Media . Donald Thomas and Philip Moorby. 2008. The Verilog\u00ae Hardware Description Language. Springer Science & Business Media."},{"key":"e_1_3_2_1_89_1","unstructured":"A Tridgell J Rosdahl etal 2016. ccache: A Fast C\/C++ Compiler Cache. https: \/\/ccache.samba.org  A Tridgell J Rosdahl et al. 2016. ccache: A Fast C\/C++ Compiler Cache. https: \/\/ccache.samba.org"},{"key":"e_1_3_2_1_90_1","first-page":"486","volume-title":"Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors (ICCD '95)","author":"Tsutsui A.","unstructured":"A. Tsutsui , T. Miyazaki , K. Yamada , and N. Ohta . 1995. Special Purpose FPGA for High-speed Digital Telecommunication Systems . In Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors (ICCD '95) . IEEE Computer Society, Washington, DC, USA , 486 - 491 . http:\/\/dl.acm.org\/citation.cfm?id= 645463. 653355 A. Tsutsui, T. Miyazaki, K. Yamada, and N. Ohta. 1995. Special Purpose FPGA for High-speed Digital Telecommunication Systems. In Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors (ICCD '95). IEEE Computer Society, Washington, DC, USA, 486-491. http:\/\/dl.acm.org\/citation.cfm?id= 645463. 653355"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861366"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.15"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"crossref","unstructured":"Jagath Weerasinghe Fran\u00e7ois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in Hyperscale Data Centers. In 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom ) Beijing China August 10-14 2015. 1078-1086.  Jagath Weerasinghe Fran\u00e7ois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in Hyperscale Data Centers. In 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom ) Beijing China August 10-14 2015. 1078-1086.","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492778"},{"key":"e_1_3_2_1_95_1","first-page":"1","article-title":"Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA","author":"Wiersema Tobias","year":"2014","unstructured":"Tobias Wiersema , Ame Bockhorn , and Marco Platzner . 2014 . Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA . In ReConFig. IEEE , 1 - 6 . Tobias Wiersema, Ame Bockhorn, and Marco Platzner. 2014. Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA. In ReConFig. IEEE, 1-6.","journal-title":"ReConFig. IEEE"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689073"},{"key":"e_1_3_2_1_97_1","unstructured":"Xilinx. [n.d.]. SDAccel Development Environment. (Accessed on 7\/17\/ 2018 ).  Xilinx. [n.d.]. SDAccel Development Environment. (Accessed on 7\/17\/ 2018 )."},{"key":"e_1_3_2_1_98_1","unstructured":"Xilinx. 2018. Vivado Design Suite. https:\/\/www.xilinx.com\/products\/designtools\/vivado.html  Xilinx. 2018. Vivado Design Suite. https:\/\/www.xilinx.com\/products\/designtools\/vivado.html"},{"key":"e_1_3_2_1_99_1","volume-title":"Virtualizing FPGAs in the Cloud. In ASPLOS 2020: Architectural Support for Programming Languages and Operating Systems. ACM.","author":"Zha Yue","year":"2020","unstructured":"Yue Zha and Jing Li . 2020 . Virtualizing FPGAs in the Cloud. In ASPLOS 2020: Architectural Support for Programming Languages and Operating Systems. ACM. Yue Zha and Jing Li. 2020. Virtualizing FPGAs in the Cloud. In ASPLOS 2020: Architectural Support for Programming Languages and Operating Systems. ACM."},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"}],"event":{"name":"ASPLOS '21: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Virtual USA","acronym":"ASPLOS '21","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446755","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3445814.3446755","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446755","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3445814.3446755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:33Z","timestamp":1750195473000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3445814.3446755"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,17]]},"references-count":100,"alternative-id":["10.1145\/3445814.3446755","10.1145\/3445814"],"URL":"https:\/\/doi.org\/10.1145\/3445814.3446755","relation":{},"subject":[],"published":{"date-parts":[[2021,4,17]]},"assertion":[{"value":"2021-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}