{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T14:11:33Z","timestamp":1765807893947,"version":"build-2065373602"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2021,3,13]],"date-time":"2021-03-13T00:00:00Z","timestamp":1615593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2021,7,31]]},"abstract":"<jats:p>\n            Shared memory architectures, as opposed to private-only memories, provide a viable alternative to meet the ever-increasing memory requirements of multi-accelerator systems to achieve high performance under stringent area and energy constraints. However, an impulsive memory sharing degrades performance due to network contention and latency to access shared memory. We propose the\n            <jats:italic>Accelerator Shared Memory (ASM)<\/jats:italic>\n            framework to provide an optimal private\/shared memory configuration and shared data allocation under a system\u2019s resource and network constraints. Evaluations show ASM provides up to 34.35% and 31.34% improvement in performance and energy, respectively, over baseline systems.\n          <\/jats:p>","DOI":"10.1145\/3446001","type":"journal-article","created":{"date-parts":[[2021,3,13]],"date-time":"2021-03-13T17:27:36Z","timestamp":1615656456000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Design Space Optimization of Shared Memory Architecture in Accelerator-rich Systems"],"prefix":"10.1145","volume":"26","author":[{"given":"Mitali","family":"Sinha","sequence":"first","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gade Sri","family":"Harsha","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pramit","family":"Bhattacharyya","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,3,13]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"[n.d.]. Synopsis Platform Architect. Retrieved from http:\/\/www.eigen.in\/pdf\/Platform_Architect.pdf.  [n.d.]. Synopsis Platform Architect. Retrieved from http:\/\/www.eigen.in\/pdf\/Platform_Architect.pdf."},{"key":"e_1_2_1_2_1","unstructured":"[n.d.]. Synopsis Platform Architect Ultra. Retrieved from https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/platform-architect.html.  [n.d.]. Synopsis Platform Architect Ultra. Retrieved from https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/platform-architect.html."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763246"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.10"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/PL00011391"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1137\/S1052623497325107"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0559"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273540"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333715"},{"volume-title":"Proceedings of the 2nd Workshop on SoC Architecture, Accelerators and Workloads.","year":"2011","author":"Cong Jason","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435303"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-016-5588-7"},{"volume-title":"IET Computers and Digital Techniques 13, 4","year":"2019","author":"Garibotti Rafael","key":"e_1_2_1_16_1"},{"volume-title":"Proceedings of the IEEE International Workshop on Workload Characterization (WWC-4). IEEE, 3--14","author":"Guthaus Matthew R.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","first-page":"11","article-title":"Adapteva: More flops, less watts","volume":"6","author":"Gwennap Linley","year":"2011","journal-title":"Microprocess. Rep."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.924041"},{"key":"e_1_2_1_20_1","unstructured":"ITRS. 2007. System Drivers. Retrieved from http:\/\/www.jtrs.net\/.  ITRS. 2007. System Drivers. Retrieved from http:\/\/www.jtrs.net\/."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509775"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2006.273126"},{"volume-title":"Communication Nets: Stochastic Message Flow and Delay","year":"2007","author":"Kleinrock Leonard","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_11"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456939"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2985963"},{"key":"e_1_2_1_27_1","first-page":"1","article-title":"On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches","volume":"12","author":"Lee Hyung Gyu","year":"2008","journal-title":"ACM Trans. Des. Autom. Electr. Syst."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3275243"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FIT.2014.48"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488918"},{"key":"e_1_2_1_31_1","first-page":"48","article-title":"The accelerator store: A shared memory framework for accelerator-based systems","volume":"8","author":"Lyons Michael J.","year":"2012","journal-title":"ACM Trans. Arch. Code Optimiz."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/98124"},{"key":"e_1_2_1_33_1","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar Naveen","year":"2009","journal-title":"HP Lab."},{"volume-title":"Sorin","year":"2016","author":"Murray Sean","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","first-page":"435","article-title":"System-level optimization of accelerator local memory for heterogeneous systems-on-chip","volume":"36","author":"Pilato Christian","year":"2016","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2769125"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2755619"},{"volume-title":"Proceedings of the HPCA Sensors and Cloud Architectures Workshop (SCAW\u201915)","year":"2015","author":"Shao Y. Sophia","key":"e_1_2_1_39_1"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195697"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1364782.1364802"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445126"},{"volume-title":"Probability, Statistics and Queuing Theory. PHI Learning Pvt","author":"Sundarapandian Vaidyanathan","key":"e_1_2_1_43_1"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/CISP.2009.5301411"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991511"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3301308"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.5555\/3113624.3114147"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3446001","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3446001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:25Z","timestamp":1750197805000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3446001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,13]]},"references-count":47,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,7,31]]}},"alternative-id":["10.1145\/3446001"],"URL":"https:\/\/doi.org\/10.1145\/3446001","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2021,3,13]]},"assertion":[{"value":"2020-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}