{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T16:51:19Z","timestamp":1771951879298,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,3]],"date-time":"2021-06-03T00:00:00Z","timestamp":1622678400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,3]]},"DOI":"10.1145\/3447818.3460368","type":"proceedings-article","created":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T15:09:36Z","timestamp":1622819376000},"page":"164-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["PLANAR"],"prefix":"10.1145","author":[{"given":"Adri\u00e1n","family":"Barredo","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center & Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adri\u00e0","family":"Armejach","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center & Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Beard","sequence":"additional","affiliation":[{"name":"Arm Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moreto","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center & Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,6,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926254"},{"key":"e_1_3_2_1_2_1","volume-title":"International Journal of Computer Science and Network Security","author":"Al-Ghuribi Sumaia","year":"2012","unstructured":"Sumaia Al-Ghuribi . 2012. Matrix Multiplication Algorithms . International Journal of Computer Science and Network Security ( 2012 ). Sumaia Al-Ghuribi. 2012. Matrix Multiplication Algorithms. International Journal of Computer Science and Network Security (2012)."},{"key":"e_1_3_2_1_3_1","unstructured":"Arm Limited. 2018. Meabo. Available at https:\/\/github.com\/ARM-software\/meabo.  Arm Limited. 2018. Meabo. Available at https:\/\/github.com\/ARM-software\/meabo."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243192"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424255"},{"key":"e_1_3_2_1_6_1","volume-title":"Near-data processing: Insights from a MICRO-46 Workshop. Micro 34","author":"Balasubramonian Rajeev","year":"2014","unstructured":"Rajeev Balasubramonian , Jichuan Chang , Troy Manning , Jaime H Moreno , Richard Murphy , Ravi Nair , and Steven Swanson . 2014. Near-data processing: Insights from a MICRO-46 Workshop. Micro 34 ( 2014 ). Rajeev Balasubramonian, Jichuan Chang, Troy Manning, Jaime H Moreno, Richard Murphy, Ravi Nair, and Steven Swanson. 2014. Near-data processing: Insights from a MICRO-46 Workshop. Micro 34 (2014)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132431"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67630-2_9"},{"key":"e_1_3_2_1_9_1","volume-title":"Nilay Vaish, Mark Hill, and David Wood.","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib Bin Altaf , Nilay Vaish, Mark Hill, and David Wood. 2011 . The gem5 simulator. (2011). Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib Bin Altaf, Nilay Vaish, Mark Hill, and David Wood. 2011. The gem5 simulator. (2011)."},{"key":"e_1_3_2_1_10_1","unstructured":"Susan Blackford. 2000. Compressed row storage. http:\/\/www.netlib.org\/utk\/people\/JackDongarra\/etemplates\/node373.html Accessed December 2019.  Susan Blackford. 2000. Compressed row storage . http:\/\/www.netlib.org\/utk\/people\/JackDongarra\/etemplates\/node373.html Accessed December 2019."},{"key":"e_1_3_2_1_11_1","volume-title":"Role of interconnects in the future of computing. Journal of Lightwave Technology","author":"Borkar Shekhar","year":"2013","unstructured":"Shekhar Borkar . 2013. Role of interconnects in the future of computing. Journal of Lightwave Technology ( 2013 ). Shekhar Borkar. 2013. Role of interconnects in the future of computing. Journal of Lightwave Technology (2013)."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings. Fifth International Symposium On.","author":"Carter John","year":"1999","unstructured":"John Carter , Wilson Hsieh , Leigh Stoller , Mark Swanson , Lixin Zhang , Erik Brunvand , Al Davis , Chen-Chi Kuo , Ravindra Kuramkote , Michael Parker , 1999 . Impulse: Building a smarter memory controller. In High-Performance Computer Architecture , Proceedings. Fifth International Symposium On. John Carter, Wilson Hsieh, Leigh Stoller, Mark Swanson, Lixin Zhang, Erik Brunvand, Al Davis, Chen-Chi Kuo, Ravindra Kuramkote, Michael Parker, et al. 1999. Impulse: Building a smarter memory controller. In High-Performance Computer Architecture, Proceedings. Fifth International Symposium On."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3203267"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418913"},{"key":"e_1_3_2_1_15_1","unstructured":"CortexM0 [n.d.]. Arm Cortex-M0. Accessed April 2019.  CortexM0 [n.d.]. Arm Cortex-M0 . Accessed April 2019."},{"key":"e_1_3_2_1_16_1","volume-title":"Through the Looking Glass-The 2018 Edition: Trends in Solid-State Circuits from the 65th ISSCC","author":"Daly Denis C","year":"2018","unstructured":"Denis C Daly , Laura C Fujino , and Kenneth C Smith . 2018. Through the Looking Glass-The 2018 Edition: Trends in Solid-State Circuits from the 65th ISSCC . IEEE Solid-State Circuits Magazine ( 2018 ). Denis C Daly, Laura C Fujino, and Kenneth C Smith. 2018. Through the Looking Glass-The 2018 Edition: Trends in Solid-State Circuits from the 65th ISSCC. IEEE Solid-State Circuits Magazine (2018)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007612920971"},{"key":"e_1_3_2_1_18_1","volume-title":"Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Modern Multi- and Many-Core Processors. CoRR","author":"Elafrou Athena","year":"2017","unstructured":"Athena Elafrou , Georgios I. Goumas , and Nectarios Koziris . 2017. Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Modern Multi- and Many-Core Processors. CoRR ( 2017 ). http:\/\/arxiv.org\/abs\/1711.05487 Athena Elafrou, Georgios I. Goumas, and Nectarios Koziris. 2017. Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Modern Multi- and Many-Core Processors. CoRR (2017). http:\/\/arxiv.org\/abs\/1711.05487"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591879"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3286475.3286484"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Gene Fuller. 2017. Future lithography technology. In Single Frequency Semiconductor Lasers.  Gene Fuller. 2017. Future lithography technology. In Single Frequency Semiconductor Lasers .","DOI":"10.1117\/12.2284084"},{"key":"e_1_3_2_1_22_1","volume-title":"A Survey of Gaussian Convolution Algorithms. Image Processing On Line","author":"Getreuer Pascal","year":"2013","unstructured":"Pascal Getreuer . 2013. A Survey of Gaussian Convolution Algorithms. Image Processing On Line ( 2013 ). Pascal Getreuer. 2013. A Survey of Gaussian Convolution Algorithms. Image Processing On Line (2013)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989102"},{"key":"e_1_3_2_1_24_1","volume-title":"Processing in memory: The Terasys massively parallel PIM array. Computer","author":"Gokhale Maya","year":"1995","unstructured":"Maya Gokhale , Bill Holmes , and Ken Iobst . 1995. Processing in memory: The Terasys massively parallel PIM array. Computer ( 1995 ). Maya Gokhale, Bill Holmes, and Ken Iobst. 1995. Processing in memory: The Terasys massively parallel PIM array. Computer (1995)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"e_1_3_2_1_26_1","volume-title":"DynoGraph: Benchmarking Dynamic Graph Analytics. In SC16: International Conference for High Performance Computing, Networking, Storage and Analysis. http:\/\/sc16","author":"Hein Eric","year":"2016","unstructured":"Eric Hein and Tom Conte . 2016 . DynoGraph: Benchmarking Dynamic Graph Analytics. In SC16: International Conference for High Performance Computing, Networking, Storage and Analysis. http:\/\/sc16 . supercomputing. org\/sc-archive\/tech poster\/techposterpages\/post214. html Poster. Eric Hein and Tom Conte. 2016. DynoGraph: Benchmarking Dynamic Graph Analytics. In SC16: International Conference for High Performance Computing, Networking, Storage and Analysis. http:\/\/sc16. supercomputing. org\/sc-archive\/tech poster\/techposterpages\/post214. html Poster."},{"key":"e_1_3_2_1_27_1","unstructured":"Tung Hoang Amirali Shambayati and Andrew Chien. 2016. A Data Layout Transformation (DLT) Accelerator: Architectural Support for Data Movement Optimization in Accelerated-centric Heterogeneous Systems.  Tung Hoang Amirali Shambayati and Andrew Chien. 2016. A Data Layout Transformation (DLT) Accelerator: Architectural Support for Data Movement Optimization in Accelerated-centric Heterogeneous Systems."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989129"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2544137.2544161"},{"key":"e_1_3_2_1_30_1","unstructured":"Wenting Jin. 2017. Feedback Compilation for Decoupled Access-Execute Techniques.  Wenting Jin. 2017. Feedback Compilation for Decoupled Access-Execute Techniques."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465012"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892209"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628118"},{"key":"e_1_3_2_1_35_1","volume-title":"Spatter: A Benchmark Suite for Evaluating Sparse Access Patterns. CoRR","author":"Lavin Patrick","year":"2018","unstructured":"Patrick Lavin , E. Jason Riedy , Rich Vuduc , and Jeffrey Young . 2018 . Spatter: A Benchmark Suite for Evaluating Sparse Access Patterns. CoRR (2018). [arxiv]1811.03743 http:\/\/arxiv.org\/abs\/1811.03743 Patrick Lavin, E. Jason Riedy, Rich Vuduc, and Jeffrey Young. 2018. Spatter: A Benchmark Suite for Evaluating Sparse Access Patterns. CoRR (2018). [arxiv]1811.03743 http:\/\/arxiv.org\/abs\/1811.03743"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the 12th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining.","author":"Li Ping","unstructured":"Ping Li , Trevor J. Hastie , and Kenneth W. Church . 2006. Very Sparse Random Projections . In Proceedings of the 12th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining. Ping Li, Trevor J. Hastie, and Kenneth W. Church. 2006. Very Sparse Random Projections. In Proceedings of the 12th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_38_1","unstructured":"Arm Limited. 2015. ARM Cortex-A Series. Programmer's Guide for ARMv8-A.  Arm Limited. 2015. ARM Cortex-A Series. Programmer's Guide for ARMv8-A."},{"key":"e_1_3_2_1_39_1","volume-title":"Data-Intensive Computing. Computer","author":"Lloyd Scott","year":"2015","unstructured":"Scott Lloyd and Maya Gokhale . 2015. In-Memory Data Rearrangement for Irregular , Data-Intensive Computing. Computer ( 2015 ). Scott Lloyd and Maya Gokhale. 2015. In-Memory Data Rearrangement for Irregular, Data-Intensive Computing. Computer (2015)."},{"key":"e_1_3_2_1_40_1","volume-title":"Introduction to Intel Advanced Vector Extensions. Intel White Paper","author":"Lomont Chris","year":"2011","unstructured":"Chris Lomont . 2011. Introduction to Intel Advanced Vector Extensions. Intel White Paper ( 2011 ). Chris Lomont. 2011. Introduction to Intel Advanced Vector Extensions. Intel White Paper (2011)."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417914"},{"key":"e_1_3_2_1_42_1","volume-title":"2017 USENIX Annual Technical Conference USENIX ATC 17","author":"Malicevic Jasmina","year":"2017","unstructured":"Jasmina Malicevic , Baptiste Lepers , and Willy Zwaenepoel . 2017 . Everything you always wanted to know about multicore graph processing but were afraid to ask . In 2017 USENIX Annual Technical Conference USENIX ATC 17 . Jasmina Malicevic, Baptiste Lepers, and Willy Zwaenepoel. 2017. Everything you always wanted to know about multicore graph processing but were afraid to ask. In 2017 USENIX Annual Technical Conference USENIX ATC 17."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305228"},{"key":"e_1_3_2_1_44_1","volume-title":"A survey of recent prefetching techniques for processor caches. ACM Computing Surveys (CSUR)","author":"Mittal Sparsh","year":"2016","unstructured":"Sparsh Mittal . 2016. A survey of recent prefetching techniques for processor caches. ACM Computing Surveys (CSUR) ( 2016 ). Sparsh Mittal. 2016. A survey of recent prefetching techniques for processor caches. ACM Computing Surveys (CSUR) (2016)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050213"},{"key":"e_1_3_2_1_46_1","volume-title":"An Evaluation of Decoupled Access Execute on ARMv8. Master'sthesis","author":"Petrousis Georgios","unstructured":"Georgios Petrousis . 2017. An Evaluation of Decoupled Access Execute on ARMv8. Master'sthesis . Uppsala University . Georgios Petrousis. 2017. An Evaluation of Decoupled Access Execute on ARMv8. Master'sthesis. Uppsala University."},{"key":"e_1_3_2_1_47_1","volume-title":"Efficient Runahead Threads. In 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT).","author":"Ram\u00edrez T.","unstructured":"T. Ram\u00edrez , A. Pajuelo , O. J. Santana , O. Mutlu , and M. Valero . 2010 . Efficient Runahead Threads. In 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT). T. Ram\u00edrez, A. Pajuelo, O. J. Santana, O. Mutlu, and M. Valero. 2010. Efficient Runahead Threads. In 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)."},{"key":"e_1_3_2_1_48_1","volume-title":"Heroux","author":"Report Sandia","year":"2013","unstructured":"Sandia Report , Jack Dongarra , and Michael A . Heroux . 2013 . Toward a New Metric for Ranking High Performance Computing Systems . Sandia Report, Jack Dongarra, and Michael A. Heroux. 2013. Toward a New Metric for Ranking High Performance Computing Systems."},{"key":"e_1_3_2_1_49_1","first-page":"l","volume":"201","author":"Ridge Oak","unstructured":"Oak Ridge , Argonne, and Livermore. 201 8. The Cora l - 2 Benchmark Suite. Available at https:\/\/asc.llnl.gov\/coral-2-benchmarks\/. Oak Ridge, Argonne, and Livermore. 2018. The Coral-2 Benchmark Suite. Available at https:\/\/asc.llnl.gov\/coral-2-benchmarks\/.","journal-title":"Livermore."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"James E Smith. 1982. Decoupled access\/execute computer architectures. In ACM SIGARCH Computer Architecture News.  James E Smith. 1982. Decoupled access\/execute computer architectures. In ACM SIGARCH Computer Architecture News .","DOI":"10.1145\/1067649.801719"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1479992.1480078"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"Nigel Stephens Stuart Biles Matthias Boettcher Jacob Eapen Mbou Eyole Giacomo Gabrielli Matt Horsnell Grigorios Magklis Alejandro Martinez Nathanael Premillieu etal 2017. The Arm scalable vector extension. IEEE Micro (2017).  Nigel Stephens Stuart Biles Matthias Boettcher Jacob Eapen Mbou Eyole Giacomo Gabrielli Matt Horsnell Grigorios Magklis Alejandro Martinez Nathanael Premillieu et al. 2017. The Arm scalable vector extension. IEEE Micro (2017).","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Didem Unat Anshu Dubey Torsten Hoefler John Shalf Mark Abraham Mauro Bianco Bradford L Chamberlain Romain Cledat H Carter Edwards Hal Finkel etal 2017. Trends in data locality abstractions for HPC systems. IEEE Transactions on Parallel and Distributed Systems (2017).  Didem Unat Anshu Dubey Torsten Hoefler John Shalf Mark Abraham Mauro Bianco Bradford L Chamberlain Romain Cledat H Carter Edwards Hal Finkel et al. 2017. Trends in data locality abstractions for HPC systems. IEEE Transactions on Parallel and Distributed Systems (2017).","DOI":"10.1109\/TPDS.2017.2703149"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN.2007.4317816"},{"key":"e_1_3_2_1_57_1","volume-title":"High performance compilers for parallel computing","author":"Wolfe Michael Joseph","unstructured":"Michael Joseph Wolfe . 1996. High performance compilers for parallel computing . Addison-Wesley . Michael Joseph Wolfe. 1996. High performance compilers for parallel computing. Addison-Wesley."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724591"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838333"},{"key":"e_1_3_2_1_60_1","volume-title":"McKee","author":"Wulf Wm","year":"1994","unstructured":"Wm Wulf and Sally A . McKee . 1994 . Hitting the Memory Wall : Implications of the Obvious. Technical Report. Charlottesville, VA, USA. Wm Wulf and Sally A. McKee. 1994. Hitting the Memory Wall: Implications of the Obvious. Technical Report. Charlottesville, VA, USA."},{"key":"e_1_3_2_1_61_1","volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 577--589","author":"Xi S. L.","unstructured":"S. L. Xi , H. Jacobson , P. Bose , G. Wei , and D. Brooks . 2015. Quantifying sources of error in McPAT and potential impacts on architectural studies . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 577--589 . S. L. Xi, H. Jacobson, P. Bose, G. Wei, and D. Brooks. 2015. Quantifying sources of error in McPAT and potential impacts on architectural studies. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 577--589."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838334"},{"key":"e_1_3_2_1_63_1","volume-title":"2015 Third International Symposium on Computing and Networking (CANDAR). 2379-1896","author":"Yamada T.","unstructured":"T. Yamada , S. Hirasawa , H. Takizawa , and H. Kobayashi . 2015. A Case Study of User-Defined Code Transformations for Data Layout Optimizations . In 2015 Third International Symposium on Computing and Networking (CANDAR). 2379-1896 T. Yamada, S. Hirasawa, H. Takizawa, and H. Kobayashi. 2015. A Case Study of User-Defined Code Transformations for Data Layout Optimizations. In 2015 Third International Symposium on Computing and Networking (CANDAR). 2379-1896"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492408.2492418"},{"key":"e_1_3_2_1_65_1","volume-title":"McKee","author":"Zhang Lixin","year":"2001","unstructured":"Lixin Zhang , Zhen Fang , Mide Parker , Binu K. Mathew , Lambert Schaelicke , John B. Carter , Wilson C. Hsieh , and Sally A . McKee . 2001 . The Impulse Memory Controller. IEEE Trans. Comput . (2001). 0018-9340 Lixin Zhang, Zhen Fang, Mide Parker, Binu K. Mathew, Lambert Schaelicke, John B. Carter, Wilson C. Hsieh, and Sally A. McKee. 2001. The Impulse Memory Controller. IEEE Trans. Comput. (2001). 0018-9340"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240591"}],"event":{"name":"ICS '21: 2021 International Conference on Supercomputing","location":"Virtual Event USA","acronym":"ICS '21","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3447818.3460368","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3447818.3460368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:48:06Z","timestamp":1750193286000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3447818.3460368"}},"subtitle":["a programmable accelerator for near-memory data rearrangement"],"short-title":[],"issued":{"date-parts":[[2021,6,3]]},"references-count":64,"alternative-id":["10.1145\/3447818.3460368","10.1145\/3447818"],"URL":"https:\/\/doi.org\/10.1145\/3447818.3460368","relation":{},"subject":[],"published":{"date-parts":[[2021,6,3]]},"assertion":[{"value":"2021-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}