{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T01:18:07Z","timestamp":1752283087020,"version":"3.41.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T00:00:00Z","timestamp":1623110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]},{"name":"National Science Foundation","award":["CNS-1929261"],"award-info":[{"award-number":["CNS-1929261"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2021,9,30]]},"abstract":"<jats:p>Multicores increasingly deploy safety-critical parallel applications that demand resiliency against soft-errors to satisfy the safety standards. However, protection against these errors is challenging due to complex communication and data access protocols that aggressively share on-chip hardware resources. Research has explored various temporal and spatial redundancy-based resiliency schemes that provide multicores with high soft-error coverage. However, redundant execution incurs performance overheads due to interference effects induced by aggressive resource sharing. Moreover, these schemes require intrusive hardware modifications and fall short in providing efficient system availability guarantees. This article proposes PRISM, a resilient multicore architecture that incorporates strong hardware isolation to form redundant clusters of cores, ensuring a non-interference-based redundant execution environment. A soft error in one cluster does not effect the execution of the other cluster, resulting in high system availability. Implementing strong isolation for shared hardware resources, such as queues, caches, and networks requires logic for partitioning. However, it is less intrusive as complex hardware modifications to protocols, such as hardware cache coherence, are avoided. The PRISM approach is prototyped on a real Tilera Tile-Gx72 processor that enables primitives to implement the proposed cluster-level hardware resource isolation. The evaluation shows performance benefits from avoiding destructive hardware interference effects with redundant execution, while delivering superior system availability.<\/jats:p>","DOI":"10.1145\/3450523","type":"journal-article","created":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T16:21:19Z","timestamp":1623169279000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["PRISM"],"prefix":"10.1145","volume":"18","author":[{"given":"Hamza","family":"Omar","sequence":"first","affiliation":[{"name":"Universty of Connecticut, Storrs, CT"}]},{"given":"Omer","family":"Khan","sequence":"additional","affiliation":[{"name":"Universty of Connecticut"}]}],"member":"320","published-online":{"date-parts":[[2021,6,8]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3392717.3392758"},{"volume-title":"Proceedings of the 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA\u201915)","author":"Ahn J.","key":"e_1_2_1_2_1","unstructured":"J. Ahn , S. Hong , S. Yoo , O. Mutlu , and K. Choi . 2015. A scalable processing-in-memory accelerator for parallel graph processing . In Proceedings of the 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA\u201915) . 105\u2013117. J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi. 2015. A scalable processing-in-memory accelerator for parallel graph processing. In Proceedings of the 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA\u201915). 105\u2013117."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155627"},{"volume-title":"Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)","author":"Akturk I.","key":"e_1_2_1_4_1","unstructured":"I. Akturk and U. R. Karpuzcu . 2020. ACR: Amnesic checkpointing and recovery . In Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920) . 30\u201343. I. Akturk and U. R. Karpuzcu. 2020. ACR: Amnesic checkpointing and recovery. In Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920). 30\u201343."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2485994"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC\u201912)","author":"Chung J.","year":"2012","unstructured":"J. Chung , I. Lee , M. Sullivan , J. H. Ryoo , D. W. Kim , D. H. Yoon , L. Kaplan , and M. Erez . 2012. Containment domains: A scalable, efficient, and flexible resilience scheme for exascale systems . In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC\u201912) . 1\u201311. DOI:https:\/\/doi.org\/10.1109\/SC. 2012 .36 J. Chung, I. Lee, M. Sullivan, J. H. Ryoo, D. W. Kim, D. H. Yoon, L. Kaplan, and M. Erez. 2012. Containment domains: A scalable, efficient, and flexible resilience scheme for exascale systems. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC\u201912). 1\u201311. DOI:https:\/\/doi.org\/10.1109\/SC.2012.36"},{"key":"e_1_2_1_7_1","doi-asserted-by":"crossref","unstructured":"C. Demetrescu A. V. Goldberg and D. S. Johnson (Eds.). 2009. The Shortest Path Problem.  C. Demetrescu A. V. Goldberg and D. S. Johnson (Eds.). 2009. The Shortest Path Problem.","DOI":"10.1090\/dimacs\/074"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Herdrich A.","key":"e_1_2_1_9_1","unstructured":"A. Herdrich , E. Verplanke , P. Autee , R. Illikkal , C. Gianos , R. Singhal , and R. Iyer . 2016. Cache QoS: From concept to reality in the Intel Xeon processor E5-2600 v3 product family . In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916) . A. Herdrich, E. Verplanke, P. Autee, R. Illikkal, C. Gianos, R. Singhal, and R. Iyer. 2016. Cache QoS: From concept to reality in the Intel Xeon processor E5-2600 v3 product family. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA\u201916)."},{"key":"e_1_2_1_10_1","first-page":"4","article-title":"Fault injection techniques and tools","volume":"30","author":"Hsueh Mei-Chen","year":"1997","unstructured":"Mei-Chen Hsueh , T. K. Tsai , and R. K. Iyer . 1997 . Fault injection techniques and tools . Computer 30 , 4 (Apr. 1997), 75\u201382. DOI:https:\/\/doi.org\/10.1109\/2.585157 Mei-Chen Hsueh, T. K. Tsai, and R. K. Iyer. 1997. Fault injection techniques and tools. Computer 30, 4 (Apr. 1997), 75\u201382. DOI:https:\/\/doi.org\/10.1109\/2.585157","journal-title":"Computer"},{"key":"e_1_2_1_11_1","article-title":"FluidCheck: A redundant threading-based approach for reliable execution in manycore processors","volume":"12","author":"Kalayappan Rajshekar","year":"2015","unstructured":"Rajshekar Kalayappan and Smruti R. Sarangi . 2015 . FluidCheck: A redundant threading-based approach for reliable execution in manycore processors . ACM Trans. Archit. Code Optim. 12 , 4, Article 55 (Dec. 2015), 26 pages. DOI:https:\/\/doi.org\/10.1145\/2842620 Rajshekar Kalayappan and Smruti R. Sarangi. 2015. FluidCheck: A redundant threading-based approach for reliable execution in manycore processors. ACM Trans. Archit. Code Optim. 12, 4, Article 55 (Dec. 2015), 26 pages. DOI:https:\/\/doi.org\/10.1145\/2842620","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 2001 Symposium on VLSI Circuits. 61\u201362","author":"Karnik T.","year":"2001","unstructured":"T. Karnik , B. Bloechel , K. Soumyanath , V. De , and S. Borkar . 2001. Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18 \/spl mu\/ . In Proceedings of the 2001 Symposium on VLSI Circuits. 61\u201362 . DOI:https:\/\/doi.org\/10.1109\/VLSIC. 2001 .934195 T. Karnik, B. Bloechel, K. Soumyanath, V. De, and S. Borkar. 2001. Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18 \/spl mu\/. In Proceedings of the 2001 Symposium on VLSI Circuits. 61\u201362. DOI:https:\/\/doi.org\/10.1109\/VLSIC.2001.934195"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.33"},{"volume-title":"Proceedings of the ACM\/IEEE International Conference on Cyber-Physical Systems (ICCPS\u201913)","author":"Kim J.","key":"e_1_2_1_14_1","unstructured":"J. Kim , H. Kim , K. Lakshmanan , and R. Rajkumar . 2013. Parallel scheduling for cyber-physical systems: Analysis and case study on a self-driving car . In Proceedings of the ACM\/IEEE International Conference on Cyber-Physical Systems (ICCPS\u201913) . 31\u201340. J. Kim, H. Kim, K. Lakshmanan, and R. Rajkumar. 2013. Parallel scheduling for cyber-physical systems: Analysis and case study on a self-driving car. In Proceedings of the ACM\/IEEE International Conference on Cyber-Physical Systems (ICCPS\u201913). 31\u201340."},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the 2014 9th IEEE International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS\u201914)","author":"Kooli M.","year":"2014","unstructured":"M. Kooli and G. Di Natale . 2014. A survey on simulation-based fault injection tools for complex systems . In Proceedings of the 2014 9th IEEE International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS\u201914) . 1\u20136. DOI:https:\/\/doi.org\/10.1109\/DTIS. 2014 .6850649 M. Kooli and G. Di Natale. 2014. A survey on simulation-based fault injection tools for complex systems. In Proceedings of the 2014 9th IEEE International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS\u201914). 1\u20136. DOI:https:\/\/doi.org\/10.1109\/DTIS.2014.6850649"},{"volume-title":"Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)","author":"Leng J.","key":"e_1_2_1_16_1","unstructured":"J. Leng , A. Buyuktosunoglu , R. Bertran , P. Bose , Q. Chen , M. Guo , and V. Janapa Reddi . 2020. Asymmetric resilience: Exploiting task-level idempotency for transient error recovery in accelerator-based systems . In Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920) . J. Leng, A. Buyuktosunoglu, R. Bertran, P. Bose, Q. Chen, M. Guo, and V. Janapa Reddi. 2020. Asymmetric resilience: Exploiting task-level idempotency for transient error recovery in accelerator-based systems. In Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 2012 Design, Automation Test in Europe Conference Exhibition (DATE\u201912)","author":"Li T.","year":"2012","unstructured":"T. Li , R. Ragel , and S. Parameswaran . 2012. Reli: Hardware\/software checkpoint and recovery scheme for embedded processors . In Proceedings of the 2012 Design, Automation Test in Europe Conference Exhibition (DATE\u201912) . 875\u2013880. DOI:https:\/\/doi.org\/10.1109\/DATE. 2012 .6176621 T. Li, R. Ragel, and S. Parameswaran. 2012. Reli: Hardware\/software checkpoint and recovery scheme for embedded processors. In Proceedings of the 2012 Design, Automation Test in Europe Conference Exhibition (DATE\u201912). 875\u2013880. DOI:https:\/\/doi.org\/10.1109\/DATE.2012.6176621"},{"volume-title":"Proceedings of the 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913)","author":"Li T.","key":"e_1_2_1_18_1","unstructured":"T. Li , M. Shafique , J. A. Ambrose , S. Rehman , J. Henkel , and S. Parameswaran . 2013. RASTER: Runtime adaptive spatial\/temporal error resiliency for embedded processors . In Proceedings of the 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913) . 1\u20137. T. Li, M. Shafique, J. A. Ambrose, S. Rehman, J. Henkel, and S. Parameswaran. 2013. RASTER: Runtime adaptive spatial\/temporal error resiliency for embedded processors. In Proceedings of the 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913). 1\u20137."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.3"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. 99\u2013110","author":"Mukherjee S. S.","year":"2002","unstructured":"S. S. Mukherjee , M. Kontz , and S. K. Reinhardt . 2002. Detailed design and evaluation of redundant multi-threading alternatives . In Proceedings of the 29th Annual International Symposium on Computer Architecture. 99\u2013110 . DOI:https:\/\/doi.org\/10.1109\/ISCA. 2002 .1003566 S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. 2002. Detailed design and evaluation of redundant multi-threading alternatives. In Proceedings of the 29th Annual International Symposium on Computer Architecture. 99\u2013110. DOI:https:\/\/doi.org\/10.1109\/ISCA.2002.1003566"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.980007"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.38"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2996021"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2874216"},{"volume-title":"Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)","author":"Omar H.","key":"e_1_2_1_25_1","unstructured":"H. Omar and O. Khan . 2020. IRONHIDE: A secure multicore that efficiently mitigates microarchitecture state attacks for interactive applications . In Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920) . 111\u2013122. H. Omar and O. Khan. 2020. IRONHIDE: A secure multicore that efficiently mitigates microarchitecture state attacks for interactive applications. In Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920). 111\u2013122."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210559"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658655"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630065"},{"volume-title":"Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914)","author":"Rehman S.","key":"e_1_2_1_29_1","unstructured":"S. Rehman , F. Kriebel , Duo Sun , M. Shafique , and J. Henkel . 2014. dTune: Leveraging reliable code generation for adaptive dependability tuning under process variation and aging-induced effects . In Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914) . 1\u20136. S. Rehman, F. Kriebel, Duo Sun, M. Shafique, and J. Henkel. 2014. dTune: Leveraging reliable code generation for adaptive dependability tuning under process variation and aging-induced effects. In Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914). 1\u20136."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"e_1_2_1_31_1","article-title":"Selective SWIFT-R","volume":"29","author":"Restrepo-Calle Felipe","year":"2013","unstructured":"Felipe Restrepo-Calle , Antonio Mart\u00ednez-\u00c1lvarez , Sergio Cuenca-Asensi , and Antonio Jimeno-Morenilla . 2013 . Selective SWIFT-R . J. Electr. Test. 29 , 6 (01 Dec. 2013), 825\u2013838. DOI:https:\/\/doi.org\/10.1007\/s10836-013-5416-6 Felipe Restrepo-Calle, Antonio Mart\u00ednez-\u00c1lvarez, Sergio Cuenca-Asensi, and Antonio Jimeno-Morenilla. 2013. Selective SWIFT-R. J. Electr. Test. 29, 6 (01 Dec. 2013), 825\u2013838. DOI:https:\/\/doi.org\/10.1007\/s10836-013-5416-6","journal-title":"J. Electr. Test."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2012.2198665"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736055"},{"volume-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 42)","author":"Sastry Hari Siva Kumar","key":"e_1_2_1_35_1","unstructured":"Siva Kumar Sastry Hari , Man-Lap Li , Pradeep Ramachandran , Byn Choi , and Sarita V. Adve . 2009. mSWAT: Low-cost hardware fault detection and diagnosis for multicore systems . In Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 42) . ACM, New York, NY, 122\u2013132. DOI:https:\/\/doi.org\/10.1145\/1669112.1669129 Siva Kumar Sastry Hari, Man-Lap Li, Pradeep Ramachandran, Byn Choi, and Sarita V. Adve. 2009. mSWAT: Low-cost hardware fault detection and diagnosis for multicore systems. In Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 42). ACM, New York, NY, 122\u2013132. DOI:https:\/\/doi.org\/10.1145\/1669112.1669129"},{"volume-title":"Proceedings of the GPU Technology Conference.","author":"Sato I.","key":"e_1_2_1_36_1","unstructured":"I. Sato and H. Niihara . 2014. Beyond pedestrian detection: Deep neural networks level-up automotive safety . In Proceedings of the GPU Technology Conference. I. Sato and H. Niihara. 2014. Beyond pedestrian detection: Deep neural networks level-up automotive safety. In Proceedings of the GPU Technology Conference."},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201905)","author":"Seo Daeho","year":"2005","unstructured":"Daeho Seo , Akif Ali , Won-Taek Lim , Nauman Rafique , and Mithuna Thottethodi . 2005 . Near-optimal worst-case throughput routing for 2-D mesh networks . In Proceedings of the International Symposium on Computer Architecture (ISCA\u201905) . Daeho Seo, Akif Ali, Won-Taek Lim, Nauman Rafique, and Mithuna Thottethodi. 2005. Near-optimal worst-case throughput routing for 2-D mesh networks. In Proceedings of the International Symposium on Computer Architecture (ISCA\u201905)."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2365204"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.262"},{"key":"e_1_2_1_40_1","unstructured":"Qingchuan Shi Hamza Omar and Omer Khan. 2017. Exploiting the tradeoff between program accuracy and soft-error resiliency overhead for machine learning workloads. arxiv:1707.02589. Retrieved from http:\/\/arxiv.org\/abs\/1707.02589.  Qingchuan Shi Hamza Omar and Omer Khan. 2017. Exploiting the tradeoff between program accuracy and soft-error resiliency overhead for machine learning workloads. arxiv:1707.02589. Retrieved from http:\/\/arxiv.org\/abs\/1707.02589."},{"key":"e_1_2_1_41_1","first-page":"3","article-title":"The IBM eServer Z990 microprocessor","volume":"48","author":"Siegel T. J.","year":"2004","unstructured":"T. J. Siegel , E. Pfeffer , and J. A. Magee . 2004 . The IBM eServer Z990 microprocessor . IBM J. Res. Dev. 48 , 3 - 4 (May 2004), 295\u2013309. DOI:https:\/\/doi.org\/10.1147\/rd.483.0295 T. J. Siegel, E. Pfeffer, and J. A. Magee. 2004. The IBM eServer Z990 microprocessor. IBM J. Res. Dev. 48, 3-4 (May 2004), 295\u2013309. DOI:https:\/\/doi.org\/10.1147\/rd.483.0295","journal-title":"IBM J. Res. Dev."},{"key":"e_1_2_1_42_1","doi-asserted-by":"crossref","unstructured":"J. Tian. 2005. Fault Tolerance and Failure Containment. 267\u2013283. DOI:https:\/\/doi.org\/10.1002\/0471722324  J. Tian. 2005. Fault Tolerance and Failure Containment. 267\u2013283. DOI:https:\/\/doi.org\/10.1002\/0471722324","DOI":"10.1002\/0471722324.ch16"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the 2015 33rd IEEE International Conference on Computer Design (ICCD\u201915)","author":"Vega A.","year":"2015","unstructured":"A. Vega , C. C. Lin , K. Swaminathan , A. Buyuktosunoglu , S. Pankanti , and P. Bose . 2015. Resilient, UAV-embedded real-time computing . In Proceedings of the 2015 33rd IEEE International Conference on Computer Design (ICCD\u201915) . 736\u2013739. DOI:https:\/\/doi.org\/10.1109\/ICCD. 2015 .7357189 A. Vega, C. C. Lin, K. Swaminathan, A. Buyuktosunoglu, S. Pankanti, and P. Bose. 2015. Resilient, UAV-embedded real-time computing. In Proceedings of the 2015 33rd IEEE International Conference on Computer Design (ICCD\u201915). 736\u2013739. DOI:https:\/\/doi.org\/10.1109\/ICCD.2015.7357189"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853227"},{"volume-title":"Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN\u201905)","author":"Wang N. J.","key":"e_1_2_1_45_1","unstructured":"N. J. Wang and S. J. Patel . 2005. ReStore: Symptom based soft error detection in microprocessors . In Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN\u201905) . 30\u201339. N. J. Wang and S. J. Patel. 2005. ReStore: Symptom based soft error detection in microprocessors. In Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN\u201905). 30\u201339."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/1320302.1320834"},{"volume-title":"Proceedings of the 15th IEEE\/ACM International Symposium on Cluster, Cloud, and Grid Computing (CCGRID\u201915)","author":"Xu Xin","key":"e_1_2_1_47_1","unstructured":"Xin Xu and H. Howie Huang . 2015. DualVisor: Redundant hypervisor execution for achieving hardware error resilience in datacenters . In Proceedings of the 15th IEEE\/ACM International Symposium on Cluster, Cloud, and Grid Computing (CCGRID\u201915) . 485\u2013494. Xin Xu and H. Howie Huang. 2015. DualVisor: Redundant hypervisor execution for achieving hardware error resilience in datacenters. In Proceedings of the 15th IEEE\/ACM International Symposium on Cluster, Cloud, and Grid Computing (CCGRID\u201915). 485\u2013494."},{"key":"e_1_2_1_48_1","volume-title":"Lebeck","author":"Zhang Xiangyu","year":"2020","unstructured":"Xiangyu Zhang , Ramin Bashizade , Yicheng Wang , Cheng Lyu , Sayan Mukherjee , and Alvin R . Lebeck . 2020 . Beyond Application End-Point Results: Quantifying Statistical Robustness of MCMC Accelerators. arxiv:eess.SP\/2003.04223. Retrieved from https:\/\/arxiv.org\/abs\/2003.04223. Xiangyu Zhang, Ramin Bashizade, Yicheng Wang, Cheng Lyu, Sayan Mukherjee, and Alvin R. Lebeck. 2020. Beyond Application End-Point Results: Quantifying Statistical Robustness of MCMC Accelerators. arxiv:eess.SP\/2003.04223. Retrieved from https:\/\/arxiv.org\/abs\/2003.04223."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3450523","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3450523","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3450523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:47:49Z","timestamp":1750193269000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3450523"}},"subtitle":["Strong Hardware Isolation-based Soft-Error Resilient Multicore Architecture with High Performance and Availability at Low Hardware Overheads"],"short-title":[],"issued":{"date-parts":[[2021,6,8]]},"references-count":48,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,9,30]]}},"alternative-id":["10.1145\/3450523"],"URL":"https:\/\/doi.org\/10.1145\/3450523","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2021,6,8]]},"assertion":[{"value":"2020-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}