{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:10:31Z","timestamp":1767845431446,"version":"3.49.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2022,1,14]],"date-time":"2022-01-14T00:00:00Z","timestamp":1642118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","award":["NRF-2020R1A2C3010663"],"award-info":[{"award-number":["NRF-2020R1A2C3010663"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>A long battery life is a first-class design objective for mobile devices, and main memory accounts for a major portion of total energy consumption. Moreover, the energy consumption from memory is expected to increase further with ever-growing demands for bandwidth and capacity. A hybrid memory system with both DRAM and PCM can be an attractive solution to provide additional capacity and reduce standby energy. Although providing much greater density than DRAM, PCM has longer access latency and limited write endurance to make it challenging to architect it for main memory.<\/jats:p>\n          <jats:p>\n            To address this challenge, this article introduces CAMP, a novel DRAM\n            <jats:bold>\n              <jats:underline>c<\/jats:underline>\n            <\/jats:bold>\n            ache\n            <jats:bold>\n              <jats:underline>a<\/jats:underline>\n            <\/jats:bold>\n            rchitecture for\n            <jats:bold>\n              <jats:underline>m<\/jats:underline>\n            <\/jats:bold>\n            obile platforms with\n            <jats:bold>\n              <jats:underline>P<\/jats:underline>\n            <\/jats:bold>\n            CM-based main memory. A DRAM cache in this environment is required to filter most of the writes to PCM to increase its lifetime, and deliver highest efficiency even for a relatively small-sized DRAM cache that mobile platforms can afford. To address this CAMP divides DRAM space into two regions: a page cache for exploiting spatial locality in a bandwidth-efficient manner and a dirty block buffer for maximally filtering writes. CAMP improves the performance and energy-delay-product by 29.2% and 45.2%, respectively, over the baseline PCM-oblivious DRAM cache, while increasing PCM lifetime by 2.7\u00d7. And CAMP also improves the performance and energy-delay-product by 29.3% and 41.5%, respectively, over the state-of-the-art design with dirty block buffer, while increasing PCM lifetime by 2.5\u00d7.\n          <\/jats:p>","DOI":"10.1145\/3451995","type":"journal-article","created":{"date-parts":[[2022,1,15]],"date-time":"2022-01-15T05:51:26Z","timestamp":1642225886000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["An Energy-Efficient DRAM Cache Architecture for Mobile Platforms With PCM-Based Main Memory"],"prefix":"10.1145","volume":"21","author":[{"given":"Dongsuk","family":"Shin","sequence":"first","affiliation":[{"name":"Sungkyunkwan University and Samsung Electronics, Hwaseong-si, Gyeonggi-do, Republic of Korea"}]},{"given":"Hakbeom","family":"Jang","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University and Samsung Electronics, Hwaseong-si, Gyeonggi-do, Republic of Korea"}]},{"given":"Kiseok","family":"Oh","sequence":"additional","affiliation":[{"name":"Seoul National University and Samsung Electronics, Hwaseong-si, Gyeonggi-do, Republic of Korea"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Gwanak-gu, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2022,1,14]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435772"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430546"},{"key":"e_1_3_2_4_2","unstructured":"ANANDTECH. 2019. Intel shares new optane and 3D NAND roadmap. Retrieved December 6th 2021 from https:\/\/www.anandtech.com\/show\/14903\/intel-shares-new-optane-and-3d-nand-roadmap."},{"key":"e_1_3_2_5_2","first-page":"188","volume-title":"Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference","author":"Asadi Sina","unstructured":"Sina Asadi, Amir Mahdi Hosseini Monazzah, Hamed Farbeh, and Seyed Ghassem Miremadi. [n.d.]. Wipe: Wearout informed pattern elimination to improve the endurance of nvm-based caches. In Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference. 188\u2013193."},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840823"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2905364"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_9_2","volume-title":"Computer Organization and Design MIPS Edition: The Hardware\/ Software Interface","author":"Patterson John L. Hennessy and David A.","year":"2014","unstructured":"John L. Hennessy and David A. Patterson. 2014. Computer Organization and Design MIPS Edition: The Hardware\/ Software Interface (5th. Ed.). Morgan Kaufmann Publishers Inc., Waltham, MA. 455\u2013466 pages.","edition":"5"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871147"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02758-0"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.36"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_17_2","article-title":"Intel and micron produce breakthrough memory technology","year":"2015","unstructured":"Intel. 2015. Intel and micron produce breakthrough memory technology. Retrieved December 6th, 2021 from https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology.","journal-title":"https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology."},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446068"},{"key":"e_1_3_2_19_2","article-title":"Wide I\/O 2(WideIO2): JESD229-2 standard","year":"2014","unstructured":"JEDEC. 2014. Wide I\/O 2(WideIO2): JESD229-2 standard. Retrieved December 6th, 2021 from https:\/\/www.jedec.org\/ standards-documents\/docs\/jesd229-2.","journal-title":"Retrieved December 6th, 2021 from https:\/\/www.jedec.org\/ standards-documents\/docs\/jesd229-2."},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485957"},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.97"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059057"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746413"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_26_2","volume-title":"Proceedings of the 2011 IEEE International Solid-state Circuits Conference","author":"Lee Dong Uk","year":"2014","unstructured":"Dong Uk Lee, Kyung Whan Kim, Kwan Weon Kim, Hongjung Kim, Ju Young Kim, Young Jun Park, Jae Hwan Kim, Dae Suk Kim, Heat Bit Park, Jin Wook Shin, Jang Hwan Cho, Ki Hun Kwon, Min Jeong Kim, Jaejin Lee, Kun Woo Park, Byongtae Chung, and Sungjoo Hong. 2014. 25.2 A 1.2 V 8Gb 8-channel 128GB\/s High-bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I\/O Test Methods using 29nm Process and TSV. In Proceedings of the 2011 IEEE International Solid-state Circuits Conference. IEEE. DOI:https:\/\/doi.org\/10.1109\/ISSCC.2014.6757501"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081427"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750383"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304363"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228374"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314437"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"e_1_3_2_34_2","volume-title":"Proceedings of the Hot Chips Symposium","author":"Pawlowski J. T.","year":"2011","unstructured":"J. T. Pawlowski. 2011. Hybrid Memory Cube. In Proceedings of the Hot Chips Symposium. IEEE. Retrieved on December 6th, 2021 from https:\/\/doi.org\/10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132445"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_39_2","article-title":"4Gb DDP LPDDR2-S4 SDRAM (K4P4G304EC) datasheet","year":"2010","unstructured":"Samsung. 2010. 4Gb DDP LPDDR2-S4 SDRAM (K4P4G304EC) datasheet. Retrieved December 6th, 2021 from https:\/\/datasheetspdf.com\/.","journal-title":"https:\/\/datasheetspdf.com\/."},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3338505"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/3190856"},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950867"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/2579671"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"e_1_3_2_48_2","unstructured":"ZDNET. 2019. Getting ready for NVRAM: Intel\u2019s 3D xpoint launches soon. Retrieved December 6th 2021 from https:\/\/www.zdnet.com\/article\/getting-ready-for-nvram\/."},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3451995","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3451995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:00Z","timestamp":1750197780000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3451995"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,14]]},"references-count":48,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3451995"],"URL":"https:\/\/doi.org\/10.1145\/3451995","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,14]]},"assertion":[{"value":"2019-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-01-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}