{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:33Z","timestamp":1750220673921,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1145\/3453417.3453426","type":"proceedings-article","created":{"date-parts":[[2021,7,22]],"date-time":"2021-07-22T22:18:55Z","timestamp":1626992335000},"page":"12-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Heterogeneous multicore SDRAM interference analysis"],"prefix":"10.1145","author":[{"given":"Alfonso","family":"Mascare\u00f1as Gonz\u00e1lez","sequence":"first","affiliation":[{"name":"Isae-Supaero, France"}]},{"given":"Fr\u00e9d\u00e9ric","family":"Boniol","sequence":"additional","affiliation":[{"name":"ONERA, France"}]},{"given":"Youcef","family":"Bouchebaba","sequence":"additional","affiliation":[{"name":"ONERA, France"}]},{"given":"Jean-Loup","family":"Bussenot","sequence":"additional","affiliation":[{"name":"ONERA, France"}]},{"given":"Jean-Baptiste","family":"Chaudron","sequence":"additional","affiliation":[{"name":"Isae-Supaero, France"}]}],"member":"320","published-online":{"date-parts":[[2021,7,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"e_1_3_2_1_2_1","unstructured":"ARM 2012. Cortex-A15 MPCore - Technical Reference Manual. ARM.  ARM 2012. Cortex-A15 MPCore - Technical Reference Manual. ARM."},{"key":"e_1_3_2_1_3_1","volume-title":"10th European Congress on Embedded Real Time Software and Systems (ERTS","author":"Boniol Fr\u00e9d\u00e9ric","year":"2020","unstructured":"Fr\u00e9d\u00e9ric Boniol 2020 . PHYLOG certification methodology: a sane way to embed multi-core processors . In 10th European Congress on Embedded Real Time Software and Systems (ERTS 2020). Toulouse, France. Fr\u00e9d\u00e9ric Boniol 2020. PHYLOG certification methodology: a sane way to embed multi-core processors. In 10th European Congress on Embedded Real Time Software and Systems (ERTS 2020). Toulouse, France."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Youcef Bouchebaba 2010. MpAssign: A framework for solving the many-core platform mapping problem. 1 \u2013 7.  Youcef Bouchebaba 2010. MpAssign: A framework for solving the many-core platform mapping problem. 1 \u2013 7.","DOI":"10.1109\/RSP.2010.5656327"},{"volume-title":"Task Partitioning and Mapping Algorithms for Multi-core Packet Processing Systems. Master\u2019s thesis","author":"Chen Wei","key":"e_1_3_2_1_6_1","unstructured":"Wei Chen . 2009. Task Partitioning and Mapping Algorithms for Multi-core Packet Processing Systems. Master\u2019s thesis . University of Massachusetts Amhers. Wei Chen. 2009. Task Partitioning and Mapping Algorithms for Multi-core Packet Processing Systems. Master\u2019s thesis. University of Massachusetts Amhers."},{"key":"e_1_3_2_1_7_1","volume-title":"Improving Prediction Accuracy of Memory Interferences for Multicore Platforms. In RTSS 2019 - 40th IEEE Real-Time Systems Symposium. IEEE.","author":"Courtaud C\u00e9dric","year":"2019","unstructured":"C\u00e9dric Courtaud 2019 . Improving Prediction Accuracy of Memory Interferences for Multicore Platforms. In RTSS 2019 - 40th IEEE Real-Time Systems Symposium. IEEE. C\u00e9dric Courtaud 2019. Improving Prediction Accuracy of Memory Interferences for Multicore Platforms. In RTSS 2019 - 40th IEEE Real-Time Systems Symposium. IEEE."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISTEL.2014.7000667"},{"key":"e_1_3_2_1_9_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1\u20136.","author":"Giannopoulou G.","year":"2014","unstructured":"G. Giannopoulou 2014 . Mapping mixed-criticality applications on multi-core architectures. In 2014 Design , Automation Test in Europe Conference Exhibition (DATE). 1\u20136. G. Giannopoulou 2014. Mapping mixed-criticality applications on multi-core architectures. In 2014 Design, Automation Test in Europe Conference Exhibition (DATE). 1\u20136."},{"key":"e_1_3_2_1_10_1","volume-title":"A Comparative Study of Predictable DRAM Controllers. 17, 2","author":"Danlu Guo","year":"2018","unstructured":"Danlu Guo 2018. A Comparative Study of Predictable DRAM Controllers. 17, 2 ( 2018 ). Danlu Guo 2018. A Comparative Study of Predictable DRAM Controllers. 17, 2 (2018)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00062"},{"key":"e_1_3_2_1_12_1","volume-title":"Slow and Steady: Measuring and Tuning Multicore Interference. In 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).","author":"Iorga D.","year":"2020","unstructured":"D. Iorga 2020 . Slow and Steady: Measuring and Tuning Multicore Interference. In 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). D. Iorga 2020. Slow and Steady: Measuring and Tuning Multicore Interference. In 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2013.6913241"},{"key":"e_1_3_2_1_14_1","volume-title":"ASSOCIATION","author":"JEDEC","year":"2008","unstructured":"JEDEC ASSOCIATION 2008 . JEDEC STANDARD - DDR3 SDRAM - JESD79-3C. JEDEC ASSOCIATION. JEDEC ASSOCIATION 2008. JEDEC STANDARD - DDR3 SDRAM - JESD79-3C. JEDEC ASSOCIATION."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.04.001"},{"key":"e_1_3_2_1_17_1","volume-title":"10th European Congress on Embedded RealTime Software and Systems (ERTS","author":"Mascare\u00f1as\u00a0Gonz\u00e1lez Alfonso","year":"2020","unstructured":"Alfonso Mascare\u00f1as\u00a0Gonz\u00e1lez 2020 . Multicore shared memory interference analysis through hardware performance counters . 10th European Congress on Embedded RealTime Software and Systems (ERTS 2020), Toulouse, France. Alfonso Mascare\u00f1as\u00a0Gonz\u00e1lez 2020. Multicore shared memory interference analysis through hardware performance counters. 10th European Congress on Embedded RealTime Software and Systems (ERTS 2020), Toulouse, France."},{"key":"e_1_3_2_1_18_1","volume-title":"Leveraging Multi-core Computing Architectures in Avionics. In 2012 Ninth European Dependable Computing Conference","author":"Nowotsch Jan","year":"2012","unstructured":"Jan Nowotsch and Michael Paulitsch . 2012 . Leveraging Multi-core Computing Architectures in Avionics. In 2012 Ninth European Dependable Computing Conference , Sibiu, Romania , May 8-11, 2012, Cristian Constantinescu and Miguel\u00a0P. Correia (Eds.). IEEE Computer Society, 132\u2013143. Jan Nowotsch and Michael Paulitsch. 2012. Leveraging Multi-core Computing Architectures in Avionics. In 2012 Ninth European Dependable Computing Conference, Sibiu, Romania, May 8-11, 2012, Cristian Constantinescu and Miguel\u00a0P. Correia (Eds.). IEEE Computer Society, 132\u2013143."},{"key":"e_1_3_2_1_19_1","volume-title":"An analyzable memory controller for hard real-time CMPs","author":"Marco Paolieri","year":"2010","unstructured":"Marco Paolieri 2010. An analyzable memory controller for hard real-time CMPs . IEEE embedded systems letters (01 2010 ). Marco Paolieri 2010. An analyzable memory controller for hard real-time CMPs. IEEE embedded systems letters (01 2010)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086713"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Selma Saidi 2015. The Shift to Multicores in Real-Time and Safety-Critical Systems.  Selma Saidi 2015. The Shift to Multicores in Real-Time and Safety-Critical Systems.","DOI":"10.1109\/CODESISSS.2015.7331385"},{"key":"e_1_3_2_1_23_1","unstructured":"Texas Instruments 2010. TMS320C66x DSP CPU and Instruction Set. Texas Instruments.  Texas Instruments 2010. TMS320C66x DSP CPU and Instruction Set. Texas Instruments."},{"key":"e_1_3_2_1_24_1","unstructured":"Texas Instruments 2012. KeyStone II Multicore Shared Memory Controller. Texas Instruments.  Texas Instruments 2012. KeyStone II Multicore Shared Memory Controller. Texas Instruments."},{"key":"e_1_3_2_1_25_1","unstructured":"Texas Instruments 2015. Keystone II Architecture DDR3 Memory Controller. Texas Instruments.  Texas Instruments 2015. Keystone II Architecture DDR3 Memory Controller. Texas Instruments."},{"key":"e_1_3_2_1_26_1","unstructured":"Texas Instruments 2017. 66AK2Hxx Multicore KeyStone II System-on-Chip. Texas Instruments.  Texas Instruments 2017. 66AK2Hxx Multicore KeyStone II System-on-Chip. Texas Instruments."},{"key":"e_1_3_2_1_27_1","unstructured":"H. Yun and P. Valsan. 2015. Evaluating the Isolation Effect of Cache Partitioning on COTS Multicore Platforms.  H. Yun and P. Valsan. 2015. Evaluating the Isolation Effect of Cache Partitioning on COTS Multicore Platforms."}],"event":{"name":"RTNS'2021: 29th International Conference on Real-Time Networks and Systems","acronym":"RTNS'2021","location":"NANTES France"},"container-title":["29th International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453417.3453426","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453417.3453426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:06Z","timestamp":1750197786000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453417.3453426"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":24,"alternative-id":["10.1145\/3453417.3453426","10.1145\/3453417"],"URL":"https:\/\/doi.org\/10.1145\/3453417.3453426","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]},"assertion":[{"value":"2021-07-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}