{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:33Z","timestamp":1750220673937,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"FCT\/MCTES (Portuguese Foundation for Science and Technology)","award":["UID\/04234"],"award-info":[{"award-number":["UID\/04234"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1145\/3453417.3453433","type":"proceedings-article","created":{"date-parts":[[2021,7,22]],"date-time":"2021-07-22T22:18:55Z","timestamp":1626992335000},"page":"123-133","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Bus-Contention Aware Schedulability Analysis for the 3-Phase Task Model with Partitioned Scheduling"],"prefix":"10.1145","author":[{"given":"Jatin","family":"Arora","sequence":"first","affiliation":[{"name":"CISTER Research Centre and ISEP, Polytechnic Institute of Porto, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cl\u00e1udio","family":"Maia","sequence":"additional","affiliation":[{"name":"CISTER Research Centre and ISEP, Polytechnic Institute of Porto, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed","family":"Aftab Rashid","sequence":"additional","affiliation":[{"name":"CISTER Research Centre and ISEP, Polytechnic Institute of Porto, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geoffrey","family":"Nelissen","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology (TU\/e) Eindhoven, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Tovar","sequence":"additional","affiliation":[{"name":"CISTER Research Centre and ISEP, Polytechnic Institute of Porto, Portugal"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,7,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656070"},{"key":"e_1_3_2_1_2_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1\u20136. https:\/\/doi.org\/10","author":"Alhammad A.","year":"2014","unstructured":"A. Alhammad and R. Pellizzoni . 2014. Time-predictable execution of multithreaded applications on multicore systems. In 2014 Design , Automation Test in Europe Conference Exhibition (DATE). 1\u20136. https:\/\/doi.org\/10 .7873\/DATE. 2014 .042 10.7873\/DATE.2014.042 A. Alhammad and R. Pellizzoni. 2014. Time-predictable execution of multithreaded applications on multicore systems. In 2014 Design, Automation Test in Europe Conference Exhibition (DATE). 1\u20136. https:\/\/doi.org\/10.7873\/DATE.2014.042"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.38"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-3"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2013.6601469"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"D. Dasari B. Andersson V. Nelis S.\u00a0M. Petters A. Easwaran and J. Lee. 2011. Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus. In 2011IEEE 10th International Conference on Trust Security and Privacy in Computing and Communications. 1068\u20131075.  D. Dasari B. Andersson V. Nelis S.\u00a0M. Petters A. Easwaran and J. Lee. 2011. Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus. In 2011IEEE 10th International Conference on Trust Security and Privacy in Computing and Communications. 1068\u20131075.","DOI":"10.1109\/TrustCom.2011.146"},{"key":"e_1_3_2_1_8_1","volume-title":"A framework for memory contention analysis in multi-core platforms. Real-Time Systems 52 (06","author":"Dasari Dakshina","year":"2015","unstructured":"Dakshina Dasari , Vincent Nelis , and Benny Akesson . 2015. A framework for memory contention analysis in multi-core platforms. Real-Time Systems 52 (06 2015 ). https:\/\/doi.org\/10.1007\/s11241-015-9229-9 10.1007\/s11241-015-9229-9 Dakshina Dasari, Vincent Nelis, and Benny Akesson. 2015. A framework for memory contention analysis in multi-core platforms. Real-Time Systems 52 (06 2015). https:\/\/doi.org\/10.1007\/s11241-015-9229-9"},{"key":"e_1_3_2_1_9_1","volume-title":"Claire\u00a0Maiza and\u00b7Vincent Nelis, and Jan Reineke","author":"Davis I.","year":"2017","unstructured":"Robert\u00a0 I. Davis , Sebastian Altmeyer , Leandro\u00a0 S. Indrusiak , Claire\u00a0Maiza and\u00b7Vincent Nelis, and Jan Reineke . 2017 . An extensible framework for multicore response time analysis. Real-Time Systems (July 2017). Robert\u00a0I. Davis, Sebastian Altmeyer, Leandro\u00a0S. Indrusiak, Claire\u00a0Maiza and\u00b7Vincent Nelis, and Jan Reineke. 2017. An extensible framework for multicore response time analysis. Real-Time Systems (July 2017)."},{"key":"e_1_3_2_1_10_1","unstructured":"Guy Durrieu Madeleine Faug\u00e8re Sylvain Girbal Daniel Gracia\u00a0P\u00e9rez Claire Pagetti and W. Puffitsch. 2014. Predictable Flight Management System Implementation on a Multicore Processor. In Embedded Real Time Software (ERTS\u201914). TOULOUSE France. https:\/\/hal.archives-ouvertes.fr\/hal-01121700  Guy Durrieu Madeleine Faug\u00e8re Sylvain Girbal Daniel Gracia\u00a0P\u00e9rez Claire Pagetti and W. Puffitsch. 2014. Predictable Flight Management System Implementation on a Multicore Processor. In Embedded Real Time Software (ERTS\u201914). TOULOUSE France. https:\/\/hal.archives-ouvertes.fr\/hal-01121700"},{"key":"e_1_3_2_1_11_1","unstructured":"P. Emberson R. Stafford and R.I. Davis. 2010. Techniques For The Synthesis Of Multiprocessor Tasksets. WATERS\u201910 (01 2010).  P. Emberson R. Stafford and R.I. Davis. 2010. Techniques For The Synthesis Of Multiprocessor Tasksets. WATERS\u201910 (01 2010)."},{"volume-title":"2011 23rd Euromicro Conference on Real-Time Systems. 3\u201312","author":"Kelter T.","key":"e_1_3_2_1_12_1","unstructured":"T. Kelter , H. Falk , P. Marwedel , S. Chattopadhyay , and A. Roychoudhury . 2011. Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds . In 2011 23rd Euromicro Conference on Real-Time Systems. 3\u201312 . T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. 2011. Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds. In 2011 23rd Euromicro Conference on Real-Time Systems. 3\u201312."},{"key":"e_1_3_2_1_13_1","unstructured":"C\u00a0L Liu. [n.d.]. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment. ([n.\u00a0d.]) 16.  C\u00a0L Liu. [n.d.]. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment. ([n.\u00a0d.]) 16."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2017.8046313"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2016.7733567"},{"key":"e_1_3_2_1_16_1","first-page":"3","article-title":"A Survey of Timing Verification Techniques for Multi-Core Real-Time","volume":"52","author":"Maiza Claire","year":"2019","unstructured":"Claire Maiza , Hamza Rihani , Juan\u00a0 M. Rivas , Jo\u00ebl Goossens , Sebastian Altmeyer , and Robert\u00a0 I. Davis . 2019 . A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems. Comput. Surveys 52 , 3 (June 2019), 1\u201338. https:\/\/doi.org\/10.1145\/3323212 10.1145\/3323212 Claire Maiza, Hamza Rihani, Juan\u00a0M. Rivas, Jo\u00ebl Goossens, Sebastian Altmeyer, and Robert\u00a0I. Davis. 2019. A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems. Comput. Surveys 52, 3 (June 2019), 1\u201338. https:\/\/doi.org\/10.1145\/3323212","journal-title":"Systems. Comput. Surveys"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"#cr-split#-e_1_3_2_1_18_1.1","doi-asserted-by":"crossref","unstructured":"Syed\u00a0Aftab Rashid Geoffrey Nelissen and Eduardo Tovar. 2020. Cache Persistence-Aware Memory Bus Contention Analysis for Multicore Systems. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116265 10.23919\/DATE48585.2020.9116265","DOI":"10.23919\/DATE48585.2020.9116265"},{"key":"#cr-split#-e_1_3_2_1_18_1.2","doi-asserted-by":"crossref","unstructured":"Syed\u00a0Aftab Rashid Geoffrey Nelissen and Eduardo Tovar. 2020. Cache Persistence-Aware Memory Bus Contention Analysis for Multicore Systems. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116265","DOI":"10.23919\/DATE48585.2020.9116265"},{"key":"e_1_3_2_1_19_1","unstructured":"J.\u00a0M. Rivas J. Goossens Xavier Poczekajlo and Antonio Paolillo. 2019. Implementation of Memory Centric Scheduling for COTS Multi-Core Real-Time Systems. In ECRTS.  J.\u00a0M. Rivas J. Goossens Xavier Poczekajlo and Antonio Paolillo. 2019. Implementation of Memory Centric Scheduling for COTS Multi-Core Real-Time Systems. In ECRTS."},{"key":"e_1_3_2_1_20_1","volume-title":"Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip. In 28th IEEE International Real-Time Systems Symposium (RTSS","author":"Rosen J.","year":"2007","unstructured":"J. Rosen , A. Andrei , P. Eles , and Z. Peng . 2007 . Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip. In 28th IEEE International Real-Time Systems Symposium (RTSS 2007 ). 49\u201360. J. Rosen, A. Andrei, P. Eles, and Z. Peng. 2007. Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip. In 28th IEEE International Real-Time Systems Symposium (RTSS 2007). 49\u201360."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1880050.1880058"},{"key":"e_1_3_2_1_22_1","first-page":"07","volume-title":"32nd Euromicro Conference on Real-Time Systems, ECRTS 2020(Leibniz International Proceedings in Informatics, LIPIcs), Marcus","author":"Schw\u00e4ricke Gero","year":"2020","unstructured":"Gero Schw\u00e4ricke , Tomasz Kloda , Giovani Gracioli , Marko Bertogna , and Marco Caccamo . 2020 . Fixed-priority memory-centric scheduler for COTS-based multiprocessors . In 32nd Euromicro Conference on Real-Time Systems, ECRTS 2020(Leibniz International Proceedings in Informatics, LIPIcs), Marcus Volp (Ed.). Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS. 2020.132nd Euromicro Conference on Real-Time Systems, ECRTS 2020 ; Conference date: 07-07-2020 Through 10- 07 - 2020 . 10.4230\/LIPIcs.ECRTS.2020.132nd Gero Schw\u00e4ricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, and Marco Caccamo. 2020. Fixed-priority memory-centric scheduler for COTS-based multiprocessors. In 32nd Euromicro Conference on Real-Time Systems, ECRTS 2020(Leibniz International Proceedings in Informatics, LIPIcs), Marcus Volp (Ed.). Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2020.132nd Euromicro Conference on Real-Time Systems, ECRTS 2020 ; Conference date: 07-07-2020 Through 10-07-2020."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"e_1_3_2_1_24_1","volume-title":"A real-time scratchpad-centric OS with predictable inter\/intra-core communication for multi-core embedded systems. Real-Time Systems 55 (10","author":"Tabish Rohan","year":"2019","unstructured":"Rohan Tabish , Renato Mancuso , Saud Wasly , Rodolfo Pellizzoni , and Marco Caccamo . 2019. A real-time scratchpad-centric OS with predictable inter\/intra-core communication for multi-core embedded systems. Real-Time Systems 55 (10 2019 ). https:\/\/doi.org\/10.1007\/s11241-019-09340-0 10.1007\/s11241-019-09340-0 Rohan Tabish, Renato Mancuso, Saud Wasly, Rodolfo Pellizzoni, and Marco Caccamo. 2019. A real-time scratchpad-centric OS with predictable inter\/intra-core communication for multi-core embedded systems. Real-Time Systems 55 (10 2019). https:\/\/doi.org\/10.1007\/s11241-019-09340-0"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088593"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"}],"event":{"name":"RTNS'2021: 29th International Conference on Real-Time Networks and Systems","acronym":"RTNS'2021","location":"NANTES France"},"container-title":["29th International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453417.3453433","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453417.3453433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:06Z","timestamp":1750197786000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453417.3453433"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":27,"alternative-id":["10.1145\/3453417.3453433","10.1145\/3453417"],"URL":"https:\/\/doi.org\/10.1145\/3453417.3453433","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]},"assertion":[{"value":"2021-07-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}