{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:20:48Z","timestamp":1750220448998,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461488","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:29Z","timestamp":1624058009000},"page":"123-128","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Improving Lifetime of Non-Volatile Memory Caches by Logical Partitioning"],"prefix":"10.1145","author":[{"given":"S.","family":"Sivakumar","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.M.","family":"Abdul Khader","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Jose","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"e_1_3_2_3_2_1","first-page":"1","article-title":"Improving the lifetime of non-volatile cache by write restriction","author":"Agarwal S.","year":"2019","unstructured":"S. Agarwal and H. K. Kapoor, \"Improving the lifetime of non-volatile cache by write restriction,\" IEEE Transactions on Computers, pp. 1--1, January 2019.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_3_3_1","volume-title":"Int. Conf. Netw., Archit. Storage","author":"Huang P.","year":"2013","unstructured":"P. Huang, G. Wan, K. Zhou, M. Huang, C. Li, and H. Wang,\"Improve effective capacity and lifetime of solid state drives,\" in Proc. Int. Conf. Netw., Archit. Storage, 2013"},{"key":"e_1_3_2_3_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389113"},{"key":"e_1_3_2_3_5_1","first-page":"29","volume-title":"30th Int. Conf.VLSI Des. 16th Int. Conf. Embedded Syst.","author":"Agarwal S.","year":"2017","unstructured":"S. Agarwal and H. K. Kapoor, \"Towards a better lifetime for nonvolatile caches in chip multiprocessors,\" in Proc. 30th Int. Conf.VLSI Des. 16th Int. Conf. Embedded Syst., Jan. 2017, pp. 29--34."},{"key":"e_1_3_2_3_6_1","first-page":"1","article-title":"A-cache: Alternating cache allocation to conduct higher endurance in nvm-based caches","author":"Hamed Farbeh E. A.","year":"2018","unstructured":"E. A. Hamed Farbeh, Amir Mahdi Hosseini Monazzah and E. Cheshmikhani, \"A-cache: Alternating cache allocation to conduct higher endurance in nvm-based caches,\" IEEE Transactions on Circuits and Systems II: Express Briefs, pp. 1--1, November 2018.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_3_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_3_8_1","first-page":"1","volume-title":"CPU2006 benchmark descriptions,\"SIGARCH Comput. Archit. News","volume":"34","author":"Henning J.L.","year":"2006","unstructured":"J.L. Henning, \"SPEC CPU2006 benchmark descriptions,\"SIGARCH Comput. Archit. News, vol. 34, no. 4, pp. 1--17, Sep. 2006"},{"key":"e_1_3_2_3_9_1","first-page":"234","article-title":"i2wap: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"Wang Jue","year":"2013","unstructured":"Jue Wang, Xiangyu Dong, Yuan Xie, Norman P. Jouppi, \"i2wap: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations,\" 19th International Symposium on High Performance Computer Architecture (HPCA), pp. 234--245, February 2013.","journal-title":"19th International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"e_1_3_2_3_10_1","volume-title":"Workloads","author":"Mittal S.","year":"2014","unstructured":"S. Mittal and J. S. Vetter, \"EqualChance: Addressing intra-setwrite variation to increase lifetime of non-volatile caches,\" in Proc.Workshop Interactions NVM\/Flash Operating Syst. Workloads, 2014"},{"key":"e_1_3_2_3_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2420954"},{"key":"e_1_3_2_3_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"GLSVLSI '21"},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461488","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:47:49Z","timestamp":1750193269000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461488"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":12,"alternative-id":["10.1145\/3453688.3461488","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461488","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}