{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:20:49Z","timestamp":1750220449020,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Special Manpower Development Program for Chips to System Design (SMDPC2SD) research project","award":["No.9 (1)\/2014-MDD"],"award-info":[{"award-number":["No.9 (1)\/2014-MDD"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461489","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:29Z","timestamp":1624058009000},"page":"307-312","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Voltage Bootstrapped Schmitt Trigger based Radiation Hardened Latch Design for Reliable Circuits"],"prefix":"10.1145","author":[{"given":"Neha","family":"Gupta","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Nikhil","family":"Agrawal","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Narendra","family":"Singh Dhakad","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Ambika","family":"Prasad Shah","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Jammu, Jammu, India"}]},{"given":"Santosh","family":"Kumar Vishvakarma","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[{"name":"LIRMM, University of Montpellier, CNRS, Montpellier, France"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"e_1_3_2_3_2_1","volume-title":"Rana Sagar Kumar, Tanisha Gupta, Sajid Khan, and Santosh Kumar Vishvakarma.","author":"Gupta Neha","year":"2020","unstructured":"Neha Gupta, Ambika Prasad Shah, Rana Sagar Kumar, Tanisha Gupta, Sajid Khan, and Santosh Kumar Vishvakarma. 2020. On-Chip Adaptive VDD Scaled Architecture of Reliable SRAM Cell with Improved Soft Error Tolerance. IEEE Transactions on Device and Materials Reliability (2020)."},{"key":"e_1_3_2_3_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.114013"},{"key":"e_1_3_2_3_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5533-5"},{"volume-title":"CMOS digital integrated circuits","author":"Kang Sung-Mo","key":"e_1_3_2_3_5_1","unstructured":"Sung-Mo Kang and Yusuf Leblebici. 2003. CMOS digital integrated circuits. Tata McGraw-Hill Education."},{"key":"e_1_3_2_3_6_1","volume-title":"Design and performance evaluation of radiation hardened latches for nanoscale CMOS","author":"Lin Sheng","year":"2010","unstructured":"Sheng Lin, Yong-Bin Kim, and Fabrizio Lombardi. 2010. Design and performance evaluation of radiation hardened latches for nanoscale CMOS. IEEE transactions on very large scale integration (VLSI) systems 19, 7 (2010), 1315--1319."},{"key":"e_1_3_2_3_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.03.014"},{"key":"e_1_3_2_3_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.02.012"},{"key":"e_1_3_2_3_9_1","volume-title":"Low Cost and High Performance Radiation Hardened Latch Design for Reliable Circuits. In 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE, 197--200","author":"Shah Ambika Prasad","year":"2019","unstructured":"Ambika Prasad Shah and Michael Waltl. 2019. Low Cost and High Performance Radiation Hardened Latch Design for Reliable Circuits. In 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE, 197--200."},{"key":"e_1_3_2_3_10_1","volume-title":"HSPICE User's Manual: Simulation and Analysis","author":"Synopsys I","year":"2010","unstructured":"I Synopsys. 2010. HSPICE User's Manual: Simulation and Analysis. Synopsys Inc, California (2010)."},{"key":"e_1_3_2_3_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.06.004"}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"GLSVLSI '21"},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461489","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461489","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:47:49Z","timestamp":1750193269000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461489"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":11,"alternative-id":["10.1145\/3453688.3461489","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461489","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}