{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:51Z","timestamp":1750220571068,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461503","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:45Z","timestamp":1624058025000},"page":"101-107","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Characterization and Mitigation of Electromigration Effects in TSV-Based Power Delivery Network Enabled 3D-Stacked DRAMs"],"prefix":"10.1145","author":[{"given":"Bobby","family":"Bose","sequence":"first","affiliation":[{"name":"University of Kentucky, Lexington, KY, USA"}]},{"given":"Ishan","family":"Thakkar","sequence":"additional","affiliation":[{"name":"University of Kentucky, Lexington, KY, USA"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","volume-title":"Proc. IWLPC","author":"Lee H.","year":"2018","unstructured":"H. Lee et al., \"Comparative Study Of 3D Package Configurations In Power Delivery And Thermal Perspective,\" in Proc. IWLPC, 2018."},{"key":"e_1_3_2_3_2_1","first-page":"1","article-title":"Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM","author":"Peng Y.","year":"2015","unstructured":"Y. Peng et al., \"Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM,\" ACM\/EDAC\/IEEE DAC, 2015, pp. 1--6.","journal-title":"ACM\/EDAC\/IEEE DAC"},{"key":"e_1_3_2_3_3_1","first-page":"1682","article-title":"Power delivery system architecture for many-tier 3D systems","author":"Healy M. B.","year":"2010","unstructured":"M. B. Healy et al., \"Power delivery system architecture for many-tier 3D systems,\" ECTC, 2010, pp. 1682--1688.","journal-title":"ECTC"},{"issue":"5","key":"e_1_3_2_3_4_1","first-page":"1613","article-title":"PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM","volume":"24","author":"Wang Y.","year":"2016","unstructured":"Y. Wang, et al., \"PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM,\" in IEEE TVLSI, vol. 24, no. 5, pp. 1613--1625, May 2016.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_3_5_1","first-page":"198","article-title":"Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device","author":"M.","year":"2013","unstructured":"M. Shevgooret al., \"Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device,\" in IEEE\/ACM MICRO, 2013, pp. 198--209.","journal-title":"IEEE\/ACM MICRO"},{"key":"e_1_3_2_3_6_1","first-page":"1420","volume-title":"ECTC","author":"Pak J.","year":"2011","unstructured":"J. Pak et al., \"Modeling of electromigration in through-silicon-via based 3D IC,\" in Proc. ECTC, 2011, pp. 1420--1427."},{"issue":"12","key":"e_1_3_2_3_7_1","first-page":"1873","article-title":"Electromigration study for multiscale power\/ground vias in TSV-based 3-D ICs","volume":"33","author":"Pak J.","year":"2014","unstructured":"J. Pak et al., \"Electromigration study for multiscale power\/ground vias in TSV-based 3-D ICs,\" IEEE TCAD, vol. 33, no. 12, pp. 1873--1885, Dec. 2014.","journal-title":"IEEE TCAD"},{"issue":"10","key":"e_1_3_2_3_8_1","first-page":"2881","article-title":"Electromigration-Aware Local-Via Allocation in Power\/Ground TSVs of 3-D ICs","volume":"25","author":"Wang S.","year":"2017","unstructured":"S. Wang et al., \"Electromigration-Aware Local-Via Allocation in Power\/Ground TSVs of 3-D ICs,\" in IEEE TVLSI, vol. 25, no. 10, pp. 2881--2892, Oct. 2017.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_3_9_1","first-page":"87","article-title":"Hybrid memory cube new DRAM architecture increases density and performance","author":"Jeddeloh J.","year":"2012","unstructured":"J. Jeddeloh et al., \"Hybrid memory cube new DRAM architecture increases density and performance,\" VLSIT, 2012, pp. 87--88.","journal-title":"VLSIT"},{"key":"e_1_3_2_3_10_1","first-page":"1","article-title":"3D Stacking DRAM using TSV technology and microbump interconnect","author":"Chung K.","year":"2010","unstructured":"K. Chung et al., \"3D Stacking DRAM using TSV technology and microbump interconnect,\" IMPACT, 2010, pp. 1--4.","journal-title":"IMPACT"},{"key":"e_1_3_2_3_11_1","first-page":"453","article-title":"3D-Stacked Memory Architectures for Multi-core Processors","author":"Loh G. H.","year":"2008","unstructured":"G. H. Loh, \"3D-Stacked Memory Architectures for Multi-core Processors,\" ISCA, 2008, pp. 453--464.","journal-title":"ISCA"},{"key":"e_1_3_2_3_12_1","first-page":"594","article-title":"A hybrid cache replacement policy for heterogeneous multi-cores","author":"AnandKumar K. M.","year":"2014","unstructured":"K. M. AnandKumar et al., \"A hybrid cache replacement policy for heterogeneous multi-cores,\" ICACCI, 2014, pp. 594--599.","journal-title":"ICACCI"},{"key":"e_1_3_2_3_13_1","volume-title":"Proceedings of the ACM GLSVLSI","author":"Zhang T.","year":"2014","unstructured":"T. Zhang, et al., 3D-SWIFT: a high-performance 3D-stacked wide IO DRAM. Proceedings of the ACM GLSVLSI, 2014."},{"key":"e_1_3_2_3_14_1","first-page":"467","article-title":"A novel 3D graphics DRAM architecture for high-performance and low-energy memory accesses","author":"Thakkar I. G.","year":"2015","unstructured":"I. G. Thakkar, et al., \"A novel 3D graphics DRAM architecture for high-performance and low-energy memory accesses,\" IEEE ICCD, 2015, pp. 467--470.","journal-title":"IEEE ICCD"},{"key":"e_1_3_2_3_15_1","volume-title":"JESD79--3E: DDR3 SDRAM Specification","author":"JEDEC.","year":"2009","unstructured":"JEDEC. JESD79--3E: DDR3 SDRAM Specification, 2009."},{"key":"e_1_3_2_3_16_1","volume-title":"Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs,\" IEEE\/ACM ICCAD","author":"Zhao X.","year":"2013","unstructured":"X. Zhao, et al, \"Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs,\" IEEE\/ACM ICCAD, 2013."},{"key":"e_1_3_2_3_17_1","first-page":"527","article-title":"On potential design impacts of electromigration awareness","author":"Kahng A. B.","year":"2013","unstructured":"A. B. Kahng, et al., \"On potential design impacts of electromigration awareness,\" ASP-DAC, 2013, pp. 527--532.","journal-title":"ASP-DAC"},{"issue":"3","key":"e_1_3_2_3_18_1","first-page":"168","article-title":"3D-ProWiz: An Energy-Efficient and Optically-Interfaced 3D DRAM Architecture with Reduced Data Access Overhead","volume":"1","author":"Thakkar I. G.","year":"2015","unstructured":"I. G. Thakkar, et al., \"3D-ProWiz: An Energy-Efficient and Optically-Interfaced 3D DRAM Architecture with Reduced Data Access Overhead,\" in IEEE TMSCS, vol. 1, no. 3, pp. 168--184, 1 July-Sept. 2015.","journal-title":"IEEE TMSCS"},{"key":"e_1_3_2_3_19_1","volume-title":"Packet Processing Architecture Using Last-Level-Cache Slices and Interleaved 3D-Stacked DRAM,\" in IEEE Access","author":"Korikawa T.","year":"2020","unstructured":"T. Korikawa, et al., \"Packet Processing Architecture Using Last-Level-Cache Slices and Interleaved 3D-Stacked DRAM,\" in IEEE Access, vol. 8, 2020."},{"key":"e_1_3_2_3_20_1","first-page":"1","article-title":"An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth","author":"Woo D. H.","year":"2010","unstructured":"D. H. Woo, et al., \"An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth,\" HPCA, 2010, pp. 1--12.","journal-title":"HPCA"},{"key":"e_1_3_2_3_21_1","first-page":"272","article-title":"FastCool: Leakage Aware Dynamic Thermal Management of 3D Memories","author":"Siddhu L.","year":"2019","unstructured":"L. Siddhu, et al., \"FastCool: Leakage Aware Dynamic Thermal Management of 3D Memories,\" DATE, 2019, pp. 272--275.","journal-title":"DATE"},{"key":"e_1_3_2_3_22_1","first-page":"1","article-title":"Thermal Modeling and Design of 3D Memory Stack on Processor with Thermal Bridge Structure","author":"Zhang H.","year":"2020","unstructured":"H. Zhang, et al., \"Thermal Modeling and Design of 3D Memory Stack on Processor with Thermal Bridge Structure,\" ICEPT, 2020, pp. 1--6.","journal-title":"ICEPT"},{"key":"e_1_3_2_3_23_1","first-page":"1","article-title":"Experimental characterization and model validation of thermal hot spots in 3D stacked ICs","author":"Oprins H.","year":"2010","unstructured":"H. Oprins et al., \"Experimental characterization and model validation of thermal hot spots in 3D stacked ICs,\" THERMINIC, 2010, pp. 1--5.","journal-title":"THERMINIC"},{"volume-title":"3-D WiRED: A Novel WIDE I\/O DRAM With Energy-Efficient 3-D Bank Organization,\" in IEEE MDAT","author":"Thakkar I.","key":"e_1_3_2_3_24_1","unstructured":"I. Thakkar, et al., \"3-D WiRED: A Novel WIDE I\/O DRAM With Energy-Efficient 3-D Bank Organization,\" in IEEE MDAT, vol. 32, no. 4, Aug. 2015."},{"key":"e_1_3_2_3_25_1","first-page":"1","article-title":"A customized design of DRAM controller for on-chip 3D DRAM stacking","year":"2010","unstructured":"Tao Zhang et al., \"A customized design of DRAM controller for on-chip 3D DRAM stacking,\" IEEE CICC Conference, 2010, pp. 1--4.","journal-title":"IEEE"},{"key":"e_1_3_2_3_26_1","first-page":"675","article-title":"An energy-efficient mobile PAM memory interface for future 3D stacked mobile DRAMs","author":"Jalalifar M.","year":"2014","unstructured":"M. Jalalifar, et al., \"An energy-efficient mobile PAM memory interface for future 3D stacked mobile DRAMs,\" ISQED, 2014, pp. 675--680.","journal-title":"ISQED"},{"key":"e_1_3_2_3_27_1","first-page":"49","article-title":"Generic rules to achieve bump electromigration immortality for 3D IC integration","author":"Chen H.","year":"2013","unstructured":"H. Chen et al., \"Generic rules to achieve bump electromigration immortality for 3D IC integration,\" IEEE ECTC, 2013, pp. 49--57.","journal-title":"IEEE ECTC"},{"key":"e_1_3_2_3_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"e_1_3_2_3_29_1","doi-asserted-by":"crossref","unstructured":"I. Thakkar et al. \"Massed Refresh: An Energy-Efficient Technique to Reduce Refresh Overhead in Hybrid Memory Cube Architectures \" IEEE VLSID January 2016","DOI":"10.1109\/VLSID.2016.13"},{"volume-title":"NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems,\" IEEE LCA","author":"Poremba M.","key":"e_1_3_2_3_30_1","unstructured":"M. Poremba et al., \"NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems,\" IEEE LCA, vol. 14, no. 2, 2015"},{"key":"e_1_3_2_3_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_3_32_1","volume-title":"Proc. ISCA","author":"Kim Y.","year":"2012","unstructured":"Y. Kim et al., \"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,\" in Proc. ISCA, 2012."}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"GLSVLSI '21"},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461503","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:46Z","timestamp":1750195726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461503"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":32,"alternative-id":["10.1145\/3453688.3461503","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461503","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}