{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:54:51Z","timestamp":1781621691566,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["SPX-1725420"],"award-info":[{"award-number":["SPX-1725420"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461507","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:45Z","timestamp":1624058025000},"page":"57-63","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["CAMeleon"],"prefix":"10.1145","author":[{"given":"Zamshed I.","family":"Chowdhury","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salonik","family":"Resch","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H\u00fcsrev","family":"Cilasun","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhengyang","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masoud","family":"Zabihi","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"2014. High-speed packet processing using reconfigurable computing","volume":"34","author":"Gordon Brebner","year":"2014","unstructured":"Gordon Brebner et al. 2014. High-speed packet processing using reconfigurable computing. IEEE Micro 34, 1 (2014).","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Woong Choi et al. 2018. Low cost ternary content addressable memory using adaptive matchline discharging scheme. In ISCAS. IEEE.","DOI":"10.1109\/ISCAS.2018.8351461"},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"2017. Efficient in-memory processing using spintronics","volume":"17","author":"Zamshed Chowdhury","year":"2017","unstructured":"Zamshed Chowdhury et al. 2017. Efficient in-memory processing using spintronics. IEEE CAL 17, 1 (2017).","journal-title":"IEEE CAL"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2951157"},{"key":"e_1_3_2_1_6_1","first-page":"6","article-title":"2018. Bit-plane extracted moving-object detection using memristive crossbar-cam arrays for edge computing image devices","author":"Nazgul Dastanova","year":"2018","unstructured":"Nazgul Dastanova et al. 2018. Bit-plane extracted moving-object detection using memristive crossbar-cam arrays for edge computing image devices. IEEE Access 6 (2018).","journal-title":"IEEE Access"},{"key":"e_1_3_2_1_7_1","first-page":"7","article-title":"2012. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"Xiangyu Dong","year":"2012","unstructured":"Xiangyu Dong et al. 2012. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE TCAD 31, 7 (2012).","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_8_1","first-page":"4","article-title":"2017. Design and analysis of STTRAM-based ternary content addressable memory cell","volume":"13","author":"Rekha Govindaraj","year":"2017","unstructured":"Rekha Govindaraj et al. 2017. Design and analysis of STTRAM-based ternary content addressable memory cell. ACM JETC 13, 4 (2017).","journal-title":"ACM JETC"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Qing Guo et al. 2011. A resistive TCAM accelerator for data-intensive computing. In MICRO. IEEE.","DOI":"10.1145\/2155620.2155660"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Qing Guo et al. 2013. Ac-dimm: associative computing with stt-mram. In ISCA.","DOI":"10.1145\/2485922.2485939"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2018.2815999"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Li-Yue Huang et al. 2014. ReRAM-based 4T2R nonvolatile TCAM with 7x NVMstress reduction and 4x improvement in speed-word length-capacity for normallyoff instant-on filter-based search engines used in big-data processing. In Symposium on VLSI Circuits Digest of Technical Papers. IEEE.","DOI":"10.1109\/VLSIC.2014.6858404"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Mohsen Imani et al. 2016. Resistive configurable associative memory for approximate computing. In DATE. IEEE.","DOI":"10.3850\/9783981537079_0454"},{"key":"e_1_3_2_1_14_1","unstructured":"Guenole Jan et al. 2014. Demonstration of fully functional 8Mb perpendicular STT-MRAM chips with sub-5ns writing for non-volatile embedded memories. In VLSI-Technology. IEEE."},{"key":"e_1_3_2_1_15_1","first-page":"4","article-title":"2017. A resistive cam processing-in-storage architecture for dna sequence alignment","volume":"37","author":"Roman Kaplan","year":"2017","unstructured":"Roman Kaplan et al. 2017. A resistive cam processing-in-storage architecture for dna sequence alignment. IEEE Micro 37, 4 (2017).","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_16_1","first-page":"73","article-title":"2020. An energy efficient FPGA partial reconfiguration based micro-architectural technique for IoT applications","author":"Kiat Wei-Pau","year":"2020","unstructured":"Wei-Pau Kiat et al. 2020. An energy efficient FPGA partial reconfiguration based micro-architectural technique for IoT applications. Microprocessors and Microsystems 73 (2020).","journal-title":"Microprocessors and Microsystems"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Olga Krestinskaya et al. 2018. Binary weighted memristive analog deep neural network for near-sensor edge processing. In NANO. IEEE.","DOI":"10.1109\/NANO.2018.8626224"},{"key":"e_1_3_2_1_18_1","first-page":"1","article-title":"2019. Neuromemristive circuits for edge computing: A review","volume":"31","author":"Olga Krestinskaya","year":"2019","unstructured":"Olga Krestinskaya et al. 2019. Neuromemristive circuits for edge computing: A review. IEEE Trans. Neural Netw. Learn. Syst 31, 1 (2019).","journal-title":"IEEE Trans. Neural Netw. Learn. Syst"},{"key":"e_1_3_2_1_19_1","unstructured":"Shuangchen Li et al. 2016. Nvsim-cam: a circuit-level simulator for emerging nonvolatile memory based content-addressable memory. In ICCAD. IEEE."},{"key":"e_1_3_2_1_20_1","first-page":"3","article-title":"2011. Tunnel magnetoresistance above 170% and resistance-- area product of 1 \u03a9 (\u03bcm) 2 attained by in situ annealing of ultra-thin MgO tunnel barrier","volume":"4","author":"Hiroki Maehara","year":"2011","unstructured":"Hiroki Maehara et al. 2011. Tunnel magnetoresistance above 170% and resistance-- area product of 1 \u03a9 (\u03bcm) 2 attained by in situ annealing of ultra-thin MgO tunnel barrier. Appl. Phys. Express 4, 3 (2011).","journal-title":"Appl. Phys. Express"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Shoun Matsunaga et al. 2012. A 3.14 um 2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture. In VLSIC. IEEE.","DOI":"10.1109\/VLSIC.2012.6243781"},{"key":"e_1_3_2_1_22_1","first-page":"6","article-title":"2018. An FPGA-based hardware accelerator for energy-efficient bitmap index creation","author":"Nguyen Xuan-Thuan","year":"2018","unstructured":"Xuan-Thuan Nguyen et al. 2018. An FPGA-based hardware accelerator for energy-efficient bitmap index creation. IEEE Access 6 (2018).","journal-title":"IEEE Access"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Hiroki Noguchi et al. 2015. 7.5 A 3.3 ns-access-time 71.2 \"\"W\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. In ISSCC. IEEE.","DOI":"10.1109\/ISSCC.2015.7062963"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Naoya Onizawa et al. 2012. High-throughput low-energy content-addressable memory based on self-timed overlapped search mechanism. In ASYNC. IEEE.","DOI":"10.1109\/ASYNC.2012.25"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Somnath Paul et al. 2008. Reconfigurable computing using content addressable memory for improved performance and resource usage. In DAC.","DOI":"10.1145\/1391469.1391670"},{"key":"e_1_3_2_1_26_1","first-page":"6","article-title":"2011. Neuromorphic, digital, and quantum computation with memory circuit elements","volume":"100","author":"Pershin Yuriy V","year":"2011","unstructured":"Yuriy V Pershin et al. 2011. Neuromorphic, digital, and quantum computation with memory circuit elements. Proc. IEEE 100, 6 (2011).","journal-title":"Proc. IEEE"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Bipin Rajendran et al. 2011. Demonstration of CAM and TCAM using phase change devices. In IMW. IEEE.","DOI":"10.1109\/IMW.2011.5873229"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357250"},{"key":"e_1_3_2_1_29_1","volume-title":"MOUSE: Inference In Non-volatile Memory for Energy Harvesting Applications","author":"Salonik Resch","year":"2020","unstructured":"Salonik Resch et al. 2020. MOUSE: Inference In Non-volatile Memory for Energy Harvesting Applications. In MICRO. IEEE."},{"key":"e_1_3_2_1_30_1","first-page":"6","article-title":"2016. A 10T-4MTJ nonvolatile ternary CAM cell for reliable search operation and a compact area","volume":"64","author":"Byungkyu Song","year":"2016","unstructured":"Byungkyu Song et al. 2016. A 10T-4MTJ nonvolatile ternary CAM cell for reliable search operation and a compact area. IEEE Trans. Circuits Syst. II Express Briefs 64, 6 (2016).","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"e_1_3_2_1_31_1","first-page":"3","article-title":"2017. Energy-efficient TCAM search engine design using priority-decision in memory technology","volume":"25","author":"Tsai Hsiang-Jen","year":"2017","unstructured":"Hsiang-Jen Tsai et al. 2017. Energy-efficient TCAM search engine design using priority-decision in memory technology. IEEE TVLSI 25, 3 (2017).","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_32_1","first-page":"4","article-title":"2018. A novel MTJ-based non-volatile ternary contentaddressable memory for high-speed, low-power, and high-reliable search operation","volume":"66","author":"Chengzhi Wang","year":"2018","unstructured":"Chengzhi Wang et al. 2018. A novel MTJ-based non-volatile ternary contentaddressable memory for high-speed, low-power, and high-reliable search operation. IEEE Trans Circuits Syst I Regul Pap 66, 4 (2018).","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2852701"}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","location":"Virtual Event USA","acronym":"GLSVLSI '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461507","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3453688.3461507","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461507","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:46Z","timestamp":1750195726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461507"}},"subtitle":["Reconfigurable B(T)CAM in Computational RAM"],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":33,"alternative-id":["10.1145\/3453688.3461507","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461507","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}