{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:51Z","timestamp":1750220571853,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"0117-DSTIN09-001"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461525","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:29Z","timestamp":1624058009000},"page":"295-300","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Predictive Warp Scheduling for Efficient Execution in GPGPU"],"prefix":"10.1145","author":[{"given":"Abhinish","family":"Anand","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, India"}]},{"given":"Winnie","family":"Thomas","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, India"}]},{"given":"Suryakant","family":"Toraskar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, India"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, India"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGARSS39084.2020.9323398"},{"key":"e_1_3_2_3_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_3_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"e_1_3_2_3_4_1","volume-title":"Medical image processing on the GPU--Past, present and future. Medical image analysis","author":"Eklund Anders","year":"2013","unstructured":"Anders Eklund, Paul Dufort, Daniel Forsberg, and Stephen M LaConte. 2013. Medical image processing on the GPU--Past, present and future. Medical image analysis, Vol. 17, 8 (2013), 1073--1094."},{"key":"e_1_3_2_3_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2458523.2458536"},{"key":"e_1_3_2_3_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451158"},{"key":"e_1_3_2_3_7_1","volume-title":"Proceedings of the 22nd international conference on Parallel architectures and compilation techniques. IEEE, 157--166","author":"Kayiran Onur","year":"2013","unstructured":"Onur Kayiran, Adwait Jog, Mahmut T Kandemir, and Chita R Das. 2013. Neither more nor less: optimizing thread-level parallelism for GPGPUs. In Proceedings of the 22nd international conference on Parallel architectures and compilation techniques. IEEE, 157--166."},{"key":"e_1_3_2_3_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_3_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00073"},{"key":"e_1_3_2_3_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00024"},{"key":"e_1_3_2_3_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750417"},{"key":"e_1_3_2_3_12_1","first-page":"63","article-title":"Nvidia's next generation cuda compute architecture: Fermi","volume":"26","author":"Nvidia CUDA","year":"2009","unstructured":"CUDA Nvidia. 2009. Nvidia's next generation cuda compute architecture: Fermi. Comput. Syst, Vol. 26 (2009), 63--72.","journal-title":"Comput. Syst"},{"key":"e_1_3_2_3_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_3_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540718"},{"key":"e_1_3_2_3_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.16"},{"key":"e_1_3_2_3_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.07.003"},{"key":"e_1_3_2_3_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401255"},{"key":"e_1_3_2_3_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300983"},{"key":"e_1_3_2_3_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001201"},{"key":"e_1_3_2_3_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2016.0122"},{"key":"e_1_3_2_3_21_1","unstructured":"NVIDIA Depeloper Zone. 2013. CUDA C\/C++SDK CODE Samples."}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"GLSVLSI '21"},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461525","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:46Z","timestamp":1750195726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461525"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":21,"alternative-id":["10.1145\/3453688.3461525","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461525","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}