{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:46:52Z","timestamp":1781621212856,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["No. 2005209, No. 2003749"],"award-info":[{"award-number":["No. 2005209, No. 2003749"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461529","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:29Z","timestamp":1624058009000},"page":"265-270","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Processing-in-Memory Acceleration of MAC-based Applications Using Residue Number System"],"prefix":"10.1145","author":[{"given":"Shaahin","family":"Angizi","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arman","family":"Roohi","sequence":"additional","affiliation":[{"name":"University of Nebraska-Lincoln, Lincoln, NE, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"MohammadReza","family":"Taheri","sequence":"additional","affiliation":[{"name":"Independent Researcher, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","volume-title":"Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" IEEE journal of solid-state circuits","author":"Chen Y.-H.","unstructured":"Y.-H. Chen et al., \"Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" IEEE journal of solid-state circuits, vol. 52, no. 1, pp. 127--138, 2016."},{"key":"e_1_3_2_3_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2949042"},{"key":"e_1_3_2_3_3_1","volume-title":"Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network,\" in ISCA","author":"Sharma H.","year":"2018","unstructured":"H. Sharma et al., \"Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network,\" in ISCA. IEEE, 2018."},{"key":"e_1_3_2_3_4_1","first-page":"10","article-title":"1.1 computing's energy problem (and what we can do about it)","author":"Horowitz M.","year":"2014","unstructured":"M. Horowitz, \"1.1 computing's energy problem (and what we can do about it),\" in ISSCC, 2014, pp. 10--14.","journal-title":"ISSCC"},{"key":"e_1_3_2_3_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_3_2_3_6_1","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology","author":"Seshadri V.","year":"2017","unstructured":"V. Seshadri et al., \"Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology,\" in MICRO. IEEE, 2017, pp. 273--287.","journal-title":"MICRO. IEEE"},{"key":"e_1_3_2_3_7_1","first-page":"288","article-title":"Drisa: A dram-based reconfigurable in-situ accelerator,\" in 2017 MICRO","author":"Li S.","year":"2017","unstructured":"S. Li et al., \"Drisa: A dram-based reconfigurable in-situ accelerator,\" in 2017 MICRO. IEEE, 2017, pp. 288--301.","journal-title":"IEEE"},{"key":"e_1_3_2_3_8_1","volume-title":"Redram: A reconfigurable processing-in-dram platform for accelerating bulk bit-wise operations,\" in 38th ICCAD","author":"Angizi S.","year":"2019","unstructured":"S. Angizi and D. Fan, \"Redram: A reconfigurable processing-in-dram platform for accelerating bulk bit-wise operations,\" in 38th ICCAD, 2019, p. 8942101."},{"key":"e_1_3_2_3_9_1","first-page":"8","volume-title":"IEEE","author":"Roohi A.","year":"2019","unstructured":"A. Roohi, S. Angizi, D. Fan, and R. F. DeMara, \"Processing-in-memory acceleration of convolutional neural networks for energy-effciency, and power-intermittency resilience,\" in 20th International Symposium on Quality Electronic Design (ISQED). IEEE, 2019, pp. 8--13."},{"key":"e_1_3_2_3_10_1","volume-title":"Residue number systems: A new paradigm to datapath optimization for low-power and high-performance digital signal processing applications,\" IEEE circuits and systems magazine","author":"Chang C.-H.","unstructured":"C.-H. Chang et al., \"Residue number systems: A new paradigm to datapath optimization for low-power and high-performance digital signal processing applications,\" IEEE circuits and systems magazine, vol. 15, no. 4, pp. 26--44, 2015."},{"key":"e_1_3_2_3_11_1","volume-title":"Efficient incorporation of the rns datapath in reverse converter,\" IEEE TCAS II: Express Briefs","author":"Taheri M.","year":"2020","unstructured":"M. Taheri et al., \"Efficient incorporation of the rns datapath in reverse converter,\" IEEE TCAS II: Express Briefs, 2020."},{"issue":"1","key":"e_1_3_2_3_12_1","first-page":"43","article-title":"A high speed residue-to-binary converter for balanced 4-moduli set","volume":"2","author":"Taheri M.","year":"2015","unstructured":"M. Taheri, N. Shafiee, M. Esmaeildoust, Z. Amirjamshidi, R. Sabbaghi-nadooshan, and K. Navi, \"A high speed residue-to-binary converter for balanced 4-moduli set,\" Journal of Computing and Security, vol. 2, no. 1, pp. 43--54, 2015.","journal-title":"Journal of Computing and Security"},{"key":"e_1_3_2_3_13_1","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.2018-0408"},{"key":"e_1_3_2_3_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407580"},{"key":"e_1_3_2_3_15_1","first-page":"197","article-title":"Accelerating deep neural networks in processing-in-memory platforms: Analog or digital approach?","author":"Angizi S.","year":"2019","unstructured":"S. Angizi et al., \"Accelerating deep neural networks in processing-in-memory platforms: Analog or digital approach?\" in ISVLSI. IEEE, 2019, pp. 197--202.","journal-title":"ISVLSI. IEEE"},{"key":"e_1_3_2_3_16_1","first-page":"378","article-title":"Graphs: A graph processing accelerator leveraging sot-mram","author":"Angizi S.","year":"2019","unstructured":"S. Angizi, J. Sun, W. Zhang, and D. Fan, \"Graphs: A graph processing accelerator leveraging sot-mram,\" in DATE. IEEE, 2019, pp. 378--383.","journal-title":"DATE. IEEE"},{"issue":"3","key":"e_1_3_2_3_17_1","first-page":"470","article-title":"Computing in memory with spin-transfer torque magnetic ram","volume":"26","author":"Jain S.","year":"2017","unstructured":"S. Jain et al., \"Computing in memory with spin-transfer torque magnetic ram,\" IEEE TVLSI, vol. 26, no. 3, pp. 470--483, 2017.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_3_18_1","first-page":"45","article-title":"Rimpa: A new reconfigurable dual-mode in-memory processing architecture with spin hall effect-driven domain wall motion device","author":"Angizi S.","year":"2017","unstructured":"S. Angizi et al., \"Rimpa: A new reconfigurable dual-mode in-memory processing architecture with spin hall effect-driven domain wall motion device,\" in ISVLSI. IEEE, 2017, pp. 45--50.","journal-title":"ISVLSI. IEEE"},{"key":"e_1_3_2_3_19_1","first-page":"383","volume-title":"Neural cache: Bit-serial in-cache acceleration of deep neural networks","author":"Eckert C.","year":"2018","unstructured":"C. Eckert et al., \"Neural cache: Bit-serial in-cache acceleration of deep neural networks,\" pp. 383--396, 2018."},{"issue":"1","key":"e_1_3_2_3_20_1","first-page":"1","article-title":"Spin-transfer torque devices for logic and memory: Prospects and perspectives","volume":"35","author":"Fong X.","year":"2015","unstructured":"X. Fong et al., \"Spin-transfer torque devices for logic and memory: Prospects and perspectives,\" IEEE TCAD, vol. 35, no. 1, pp. 1--22, 2015.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_3_21_1","first-page":"51","article-title":"Knack: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque mram bit-cells","author":"Fong X.","year":"2011","unstructured":"X. Fong, S. K. Gupta et al., \"Knack: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque mram bit-cells,\" in SISPAD. IEEE, 2011, pp. 51--54.","journal-title":"SISPAD. IEEE"},{"key":"e_1_3_2_3_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_3_23_1","unstructured":".DRAM Power Model. https:\/\/www.rambus.com\/energy\/."},{"key":"e_1_3_2_3_24_1","unstructured":"(2011) Ncsu eda freepdk45. [Online]. Available: http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents"}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","location":"Virtual Event USA","acronym":"GLSVLSI '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461529","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3453688.3461529","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461529","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:47Z","timestamp":1750195727000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461529"}},"subtitle":["A Comparative Study"],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":24,"alternative-id":["10.1145\/3453688.3461529","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461529","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}