{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:52Z","timestamp":1750220572565,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461532","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:29Z","timestamp":1624058009000},"page":"333-338","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["ALPINE"],"prefix":"10.1145","author":[{"given":"Jinshan","family":"Zhang","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Jiao","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunzhengmao","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haozhe","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lihua","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","first-page":"48","volume-title":"ACM","author":"John","year":"2019","unstructured":"John L. Hennessy and David A. Patterson, \"A new golden age for computer architecture,\" in Commun. ACM, 2019, pp. 48--60."},{"key":"e_1_3_2_3_2_1","first-page":"77","volume-title":"Energy-efficient machine learning accelerator for binary neural networks,\" in Proceedings of the 2020 on Great Lakes Symposium on VLSI","author":"Mao W.","year":"2020","unstructured":"W. Mao, et al., \"Energy-efficient machine learning accelerator for binary neural networks,\" in Proceedings of the 2020 on Great Lakes Symposium on VLSI, 2020, pp. 77--82."},{"key":"e_1_3_2_3_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_3_4_1","first-page":"14","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars,\" in ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee, et al., \"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars,\" in ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), 2016, pp. 14--26."},{"key":"e_1_3_2_3_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3014920"},{"key":"e_1_3_2_3_6_1","first-page":"45","volume-title":"Graphide: A graph processing accelerator leveraging in-dram-computing,\" in Proceedings of the 2019 on Great Lakes Symposium on VLSI","author":"Angizi S.","year":"2019","unstructured":"S. Angizi and D. Fan, \"Graphide: A graph processing accelerator leveraging in-dram-computing,\" in Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019, pp. 45--50."},{"key":"e_1_3_2_3_7_1","first-page":"1","volume-title":"OpenRAM: An open-source memory compiler,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Guthaus M. R.","year":"2016","unstructured":"M. R. Guthaus et al., \"OpenRAM: An open-source memory compiler,\" in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2016, pp. 1--6."},{"key":"e_1_3_2_3_8_1","first-page":"1","article-title":"BAG2: A process-portable framework for generator-based AMS circuit design","author":"Chang E.","year":"2018","unstructured":"E. Chang, et al., \"BAG2: A process-portable framework for generator-based AMS circuit design,\" in IEEE Custom Integrated Circuits Conference (CICC), 2018, pp. 1--8.","journal-title":"IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"e_1_3_2_3_9_1","first-page":"1","volume-title":"An efficient asynchronous batch bayesian optimization approach for analog circuit synthesis,\" in 2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Zhang S.","year":"2020","unstructured":"S. Zhang, et al., \"An efficient asynchronous batch bayesian optimization approach for analog circuit synthesis,\" in 2020 57th ACM\/IEEE Design Automation Conference (DAC), 2020, pp. 1--6."},{"key":"e_1_3_2_3_10_1","first-page":"500","volume-title":"A fully integrated analog reram based 78.4tops\/w compute-in-memory chip with fully parallel mac computing,\" in 2020 IEEE International Solid-State Circuits Conference - (ISSCC)","author":"Liu Q.","year":"2020","unstructured":"Q. Liu, et al., \"A fully integrated analog reram based 78.4tops\/w compute-in-memory chip with fully parallel mac computing,\" in 2020 IEEE International Solid-State Circuits Conference - (ISSCC), 2020, pp. 500--502."},{"key":"e_1_3_2_3_11_1","first-page":"246","volume-title":"A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS\/W for Tiny AI Edge Devices,\" in 2021 IEEE International Solid- State Circuits Conference - (ISSCC)","author":"Xue C.","year":"2021","unstructured":"C. Xue, et al., \"A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS\/W for Tiny AI Edge Devices,\" in 2021 IEEE International Solid- State Circuits Conference - (ISSCC), 2021, pp. 246--247."},{"key":"e_1_3_2_3_12_1","first-page":"242","volume-title":"A 351tops\/w and 372.4gops compute-in-memory sram macro in 7nm finfet cmos for machine-learning applications,\" in 2020 IEEE International Solid- State Circuits Conference - (ISSCC)","author":"Dong Q.","year":"2020","unstructured":"Q. Dong, et al., \"A 351tops\/w and 372.4gops compute-in-memory sram macro in 7nm finfet cmos for machine-learning applications,\" in 2020 IEEE International Solid- State Circuits Conference - (ISSCC), 2020, pp. 242--244."},{"key":"e_1_3_2_3_13_1","first-page":"246","volume-title":"A 28nm 64kb 6t sram computing-in-memory macro with 8b mac operation for ai edge chips,\" in 2020 IEEE International Solid- State Circuits Conference - (ISSCC)","author":"Si X.","year":"2020","unstructured":"X. Si, et al., \"A 28nm 64kb 6t sram computing-in-memory macro with 8b mac operation for ai edge chips,\" in 2020 IEEE International Solid- State Circuits Conference - (ISSCC), 2020, pp. 246--248."},{"key":"e_1_3_2_3_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"e_1_3_2_3_15_1","doi-asserted-by":"crossref","unstructured":"S. Xie et al. \"eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded-Dynamic-Memory Array Realizing Adaptive Data Converters and Charge-Domain Computing \" in 2021 IEEE International Solid- State Circuits Conference - (ISSCC) 2021 pp. 248--249.","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"e_1_3_2_3_16_1","first-page":"396","volume-title":"24.5 a twin-8t sram computation-in-memory macro for multiple-bit cnn-based machine learning,\" in 2019 IEEE International Solid- State Circuits Conference - (ISSCC)","author":"Si X.","year":"2019","unstructured":"X. Si, et al., \"24.5 a twin-8t sram computation-in-memory macro for multiple-bit cnn-based machine learning,\" in 2019 IEEE International Solid- State Circuits Conference - (ISSCC), 2019, pp. 396--398"},{"key":"e_1_3_2_3_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062958"}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"GLSVLSI '21"},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461532","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:47Z","timestamp":1750195727000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461532"}},"subtitle":["An Agile Processing-in-Memory Macro Compilation Framework"],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":17,"alternative-id":["10.1145\/3453688.3461532","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461532","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}