{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:51Z","timestamp":1750220571874,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSFC"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461744","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:45Z","timestamp":1624058025000},"page":"479-484","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Capacitive Content-Addressable Memory"],"prefix":"10.1145","author":[{"given":"Nuo","family":"Xiu","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Yiming","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Guodong","family":"Yin","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Xiaoyang","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Sumitha","family":"George","sequence":"additional","affiliation":[{"name":"North Dakota State University, Fargo, ND, USA"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","first-page":"1382","volume-title":"Proceedings","volume":"3","author":"McAuley A. J.","year":"1993","unstructured":"A. J. McAuley and P. Francis, ?Fast routing table lookup using CAMs,\" in IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings, 1993, pp. 1382--1391 vol.3."},{"key":"e_1_3_2_3_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020935"},{"key":"e_1_3_2_3_3_1","first-page":"1314","volume":"2009","author":"McGeer R.","year":"2009","unstructured":"R. McGeer and P. Yalagandula, ?Minimizing Rulesets for TCAM Implementation,\" in IEEE INFOCOM 2009, 2009, pp. 1314--1322.","journal-title":"Minimizing Rulesets for TCAM Implementation,\" in IEEE INFOCOM"},{"issue":"8","key":"e_1_3_2_3_4_1","first-page":"1311","volume":"103","author":"Karam R.","year":"2015","unstructured":"R. Karam, R. Puri, S. Ghosh, and S. Bhunia, ?Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories,\" Proceedings of the IEEE, vol. 103, no. 8, pp. 1311--1330, 2015.","journal-title":"Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories,\" Proceedings of the IEEE"},{"issue":"3","key":"e_1_3_2_3_5_1","first-page":"89","volume":"11","author":"Mahmood H.","year":"2019","unstructured":"H. Mahmood, Z. Ullah, O. Mujahid, I. Ullah, and A. Hafeez, ?Beyond the Limits of Typical Strategies: Resources Efficient FPGA-Based TCAM,\" IEEE Embedded Systems Letters, vol. 11, no. 3, pp. 89--92, 2019.","journal-title":"Beyond the Limits of Typical Strategies: Resources Efficient FPGA-Based TCAM,\" IEEE Embedded Systems Letters"},{"key":"e_1_3_2_3_6_1","volume-title":"?Demonstration of CAM and TCAM Using Phase Change Devices,\" in 2011 3rd IMW","author":"Rajendran B.","year":"2011","unstructured":"B. Rajendran et al., ?Demonstration of CAM and TCAM Using Phase Change Devices,\" in 2011 3rd IMW, 2011pp. 1--4."},{"key":"e_1_3_2_3_7_1","first-page":"437","volume":"2019","author":"Yin X.","year":"2019","unstructured":"X. Yin, D. Reis, M. Niemier, and X. S. Hu, ?Ferroelectric FET Based TCAM Designs for Energy Efficient Computing,\" in 2019 ISVLSI, 2019, pp. 437--442.","journal-title":"Ferroelectric FET Based TCAM Designs for Energy Efficient Computing,\" in"},{"key":"e_1_3_2_3_8_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"e_1_3_2_3_9_1","first-page":"1444","volume":"2017","author":"Yin X.","year":"2017","unstructured":"X. Yin, M. Niemier, and X. S. Hu, ?Design and benchmarking of ferroelectric FET based TCAM,\" in DATE, 2017,2017 pp. 1444--1449.","journal-title":"Design and benchmarking of ferroelectric FET based TCAM,\" in DATE"},{"key":"e_1_3_2_3_10_1","unstructured":"A. T. Do C. Yin K. S. Yeo and T. T.-H. Kim ?Design of a power-efficient CAM using automated background checking scheme for small match line swing \" in 2013 ESSCIRC 2013pp. 209--212."},{"key":"e_1_3_2_3_11_1","first-page":"11.3.1","volume-title":"?Ferroelectric negative capacitance MOSFET: Capacitance tuning antiferroelectric operation,\" in 2011 International Electron Devices Meeting","author":"Khan A. I.","year":"2011","unstructured":"A. I. Khan, C. W. Yeung, C. Hu, and S. Salahuddin, ?Ferroelectric negative capacitance MOSFET: Capacitance tuning antiferroelectric operation,\" in 2011 International Electron Devices Meeting, 2011, pp. 11.3.1--11.3.4."},{"key":"e_1_3_2_3_12_1","first-page":"1","volume-title":"?Nonvolatile Memory Design Based on Ferroelectric FETs,\" in 2016 53nd DAC","author":"George S.","year":"2016","unstructured":"S. George et al., ?Nonvolatile Memory Design Based on Ferroelectric FETs,\" in 2016 53nd DAC, 2016, pp. 1--6."},{"key":"e_1_3_2_3_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2829122"},{"key":"e_1_3_2_3_14_1","first-page":"1444","volume":"2017","author":"Yin X.","year":"2017","unstructured":"X. Yin, M. Niemier, and X. S. Hu, ?Design and benchmarking of ferroelectric FET based TCAM,\" in DATE, 2017,2017, pp. 1444--1449.","journal-title":"Design and benchmarking of ferroelectric FET based TCAM,\" in DATE"},{"key":"e_1_3_2_3_15_1","first-page":"1","volume-title":"?Enabling Lower-Power Charge-Domain Nonvolatile In-Memory Computing with Ferroelectric FETs,\" IEEE Transactions on Circuits and Systems II: Express Briefs","author":"Yin G.","year":"2021","unstructured":"G. Yin et al., ?Enabling Lower-Power Charge-Domain Nonvolatile In-Memory Computing with Ferroelectric FETs,\" IEEE Transactions on Circuits and Systems II: Express Briefs, pp. 1--1, 2021."},{"key":"e_1_3_2_3_16_1","first-page":"401","volume":"2020","author":"Ni K.","year":"2020","unstructured":"K. Ni, S. Dutta, and S. Datta, ?Ferroelectrics: From Memory to Computing,\" in 2020 25th ASP-DAC, 2020, pp. 401--406.","journal-title":"Ferroelectrics: From Memory to Computing,\" in"},{"key":"e_1_3_2_3_17_1","first-page":"25","volume-title":"?Ferroelectricity in HfO2 enables nonvolatile data storage in 28 nm HKMG,\" in 2012 VLSIT","author":"M\u00fcller J.","year":"2012","unstructured":"J. M\u00fcller et al., ?Ferroelectricity in HfO2 enables nonvolatile data storage in 28 nm HKMG,\" in 2012 VLSIT, 2012, pp. 25--26."},{"issue":"6","key":"e_1_3_2_3_18_1","first-page":"805","volume":"37","author":"Aziz A.","year":"2016","unstructured":"A. Aziz, S. Ghosh, S. Datta, and S. K. Gupta, ?Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors,\" IEEE Electron Device Letters, vol. 37, no. 6, pp. 805--808, 2016.","journal-title":"Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors,\" IEEE Electron Device Letters"},{"key":"e_1_3_2_3_19_1","first-page":"1","volume-title":"Variation, Stochasticity, and Accumulation,\" in 2020 IEEE Symposium on VLSI Technology","author":"Deng S.","year":"2020","unstructured":"S. Deng et al., ?A Comprehensive Model for Ferroelectric FET Capturing the Key Behaviors: Scalability, Variation, Stochasticity, and Accumulation,\" in 2020 IEEE Symposium on VLSI Technology, 2020, pp. 1--2."},{"key":"e_1_3_2_3_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"e_1_3_2_3_21_1","doi-asserted-by":"crossref","unstructured":"M. Lee et al. ?FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface \" in Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design 2020.","DOI":"10.1145\/3370748.3406572"},{"key":"e_1_3_2_3_22_1","first-page":"407","volume-title":"?Adaptive Circuit Approaches to Low-Power Multi-Level\/Cell FeFET Memory,\" in 2020 25th ASP-DAC","author":"Wu J.","year":"2020","unstructured":"J. Wu et al., ?Adaptive Circuit Approaches to Low-Power Multi-Level\/Cell FeFET Memory,\" in 2020 25th ASP-DAC, 2020, pp. 407--413."},{"key":"e_1_3_2_3_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2902094"},{"key":"e_1_3_2_3_24_1","first-page":"2019","author":"Wu J.","year":"2019","unstructured":"J. Wu et al., ?A 3T\/cell practical embedded nonvolatile memory supporting symmetric read and write access based on ferroelectric FETs,\" in Proceedings of the 56th Annual Design Automation Conference 2019, 2019.","journal-title":"Annual Design Automation Conference"},{"key":"e_1_3_2_3_25_1","first-page":"750","volume":"2018","author":"Li X.","year":"2018","unstructured":"X. Li and L. Lai, ?Nonvolatile Memory and Computing Using Emerging Ferroelectric Transistors,\" in 2018 ISVLSI, 2018, pp. 750--755.","journal-title":"Nonvolatile Memory and Computing Using Emerging Ferroelectric Transistors,\" in"},{"key":"e_1_3_2_3_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"e_1_3_2_3_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2594827"},{"key":"e_1_3_2_3_28_1","doi-asserted-by":"crossref","unstructured":"C.-C. Lin et al. ?7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14\u00d7 improvement in wordlength-energyefficiency-density product using 2.5T1R cell \" in 2016 IEEE International Solid-State Circuits Conference (ISSCC) 2016.","DOI":"10.1109\/ISSCC.2016.7417944"}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"GLSVLSI '21"},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461744","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:47Z","timestamp":1750195727000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461744"}},"subtitle":["A Highly Reliable and Scalable Approach to Energy-Efficient Parallel Pattern Matching Applications"],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":28,"alternative-id":["10.1145\/3453688.3461744","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461744","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}