{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:52Z","timestamp":1750220572486,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8075-14-D0025\/DSTAT-15-1196"],"award-info":[{"award-number":["FA8075-14-D0025\/DSTAT-15-1196"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3453688.3461759","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T23:13:45Z","timestamp":1624058025000},"page":"213-220","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SAT-attack Resilience Measure for Access Restricted Circuits"],"prefix":"10.1145","author":[{"given":"Saran","family":"Phatharodom","sequence":"first","affiliation":[{"name":"Drexel University, PHILADELPHIA, PA, USA"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University, PHILADELPHIA, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"key":"e_1_3_2_3_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_3_2_1","first-page":"15","article-title":"Reduced Overhead Gate Level Logic Encryption","author":"Juretus K.","year":"2016","unstructured":"K. Juretus and I. Savidis, \"Reduced Overhead Gate Level Logic Encryption, \"Proceedings of the IEEE\/ACM International Great Lakes Symposium on VLSI (GLSVLSI), pp. 15--20, May 2016.","journal-title":"Proceedings of the IEEE\/ACM International Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"e_1_3_2_3_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_2_3_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"e_1_3_2_3_5_1","first-page":"351","article-title":"What to Lock?: Functional and Parametric Locking","author":"Yasin M.","year":"2017","unstructured":"M. Yasin, A. Sengupta, B. C. Schafer, Y. Makris, O. Sinanoglu, and J. J. Rajendran, \"What to Lock?: Functional and Parametric Locking,\" Proceedings of the IEEE\/ACM Great Lakes Symposium on VLSI, pp. 351--356, May 2017.","journal-title":"Proceedings of the IEEE\/ACM Great Lakes Symposium on VLSI"},{"key":"e_1_3_2_3_6_1","first-page":"1601","article-title":"Provably-Secure Logic Locking: From Theory To Practice","author":"Yasin M.","year":"2017","unstructured":"M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. J. Rajendran, and O. Sinanoglu, \"Provably-Secure Logic Locking: From Theory To Practice,\" Proceedings of the ACM SIGSAC Conference on Computer and Communications Security, pp. 1601--1618, Oct. 2017.","journal-title":"Proceedings of the ACM SIGSAC Conference on Computer and Communications Security"},{"key":"e_1_3_2_3_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_2_3_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2994259"},{"key":"e_1_3_2_3_9_1","first-page":"1","article-title":"DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain","author":"Roshanisefat S.","year":"2020","unstructured":"S. Roshanisefat, H. M. Kamali, K. Zamiri Azar, S. M. Pudukotai Dinakarrao, N. Karimi, H. Homayoun, and A. Sasan, \"DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain,\" Proceedings of the IEEE VLSI Test Symposium (VTS), pp. 1--6, Apr. 2020.","journal-title":"Proceedings of the IEEE VLSI Test Symposium (VTS)"},{"key":"e_1_3_2_3_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"e_1_3_2_3_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"e_1_3_2_3_12_1","first-page":"189","article-title":"Novel Bypass Attack and BDD-Based Tradeoff Analysis Against All Known Logic Locking Attacks","author":"Xu X.","year":"2017","unstructured":"X. Xu, B. Shakya, M. M. Tehranipoor, and D. Forte, \"Novel Bypass Attack and BDD-Based Tradeoff Analysis Against All Known Logic Locking Attacks,\" Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems (CHES), pp. 189--210, Sept. 2017.","journal-title":"Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"e_1_3_2_3_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"e_1_3_2_3_14_1","first-page":"179","article-title":"Double DIP: Re-Evaluating Security of Logic Encryption Algorithms","author":"Shen Y.","year":"2017","unstructured":"Y. Shen and H. Zhou, \"Double DIP: Re-Evaluating Security of Logic Encryption Algorithms,\" Proceedings of the IEEE\/ACM Great Lakes Symposium on VLSI (GLSVLSI), pp. 179--184, May 2017.","journal-title":"Proceedings of the IEEE\/ACM Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"e_1_3_2_3_15_1","first-page":"1","article-title":"Integrated Circuit (IC) Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes","author":"El Massad M.","year":"2015","unstructured":"M. El Massad, S. Garg, and M. Tripunitara, \"Integrated Circuit (IC) Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes,\" Proceedings of the Network and Distributed System Security Symposium (NDSS), pp. 1--14, Feb. 2015.","journal-title":"Proceedings of the Network and Distributed System Security Symposium (NDSS)"},{"key":"e_1_3_2_3_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_3_17_1","first-page":"33","article-title":"Reverse Engineering Camouflaged Sequential Circuits Without Scan Access","author":"El Massad M.","year":"2017","unstructured":"M. El Massad, S. Garg, and M. Tripunitara, \"Reverse Engineering Camouflaged Sequential Circuits Without Scan Access,\" Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 33--40, Nov. 2017.","journal-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_3_18_1","first-page":"534","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Shamsi K.","year":"2019","unstructured":"K. Shamsi, M. Li, D. Z. Pan, and Y. Jin, \"KC2: Key-Condition Crunching for Fast Sequential Circuit Deobfuscation,\" 2019 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 534--539, Mar. 2019."},{"key":"e_1_3_2_3_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2915606"},{"key":"e_1_3_2_3_20_1","first-page":"1","volume-title":"A Secure Scan Controller for Protecting Logic Locking,\" 2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)","author":"Nguyen Q. L.","year":"2020","unstructured":"Q. L. Nguyen, E. Valea, M. L. Flottes, S. Dupuis, and B. Rouzeyre, \"A Secure Scan Controller for Protecting Logic Locking,\" 2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 1--6, July 2020."},{"key":"e_1_3_2_3_21_1","first-page":"213","article-title":"On Securing Scan Obfuscation Strategies Against ScanSAT Attack","author":"Karmakar R.","year":"2020","unstructured":"R. Karmakar and S. Chattopadhyay, \"On Securing Scan Obfuscation Strategies Against ScanSAT Attack,\" Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED), pp. 213--218, Mar. 2020.","journal-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)"},{"key":"e_1_3_2_3_22_1","first-page":"1","article-title":"Reducing Logic Locking Key Leakage through the Scan Chain","author":"Juretus K.","year":"2020","unstructured":"K. Juretus and I. Savidis, \"Reducing Logic Locking Key Leakage through the Scan Chain,\" Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1--5, Oct. 2020.","journal-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"e_1_3_2_3_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"},{"key":"e_1_3_2_3_24_1","first-page":"1","article-title":"Modeling SAT-Attack Search Complexity","author":"Phatharodom S.","year":"2020","unstructured":"S. Phatharodom, N. Kandasamy, and I. Savidis, \"Modeling SAT-Attack Search Complexity,\" Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1--5, Oct. 2020.","journal-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"e_1_3_2_3_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605696"},{"key":"e_1_3_2_3_26_1","first-page":"369","article-title":"Read-Proof Hardware from Protective Coatings","author":"Tuyls P.","year":"2006","unstructured":"P. Tuyls, G. Schrijen, B. vS kori\u0107, J. van Geloven, N. Verhaegh, and R. Wolters, \"Read-Proof Hardware from Protective Coatings,\" Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems (CHES), pp. 369--383, Oct. 2006.","journal-title":"Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"e_1_3_2_3_27_1","first-page":"1","article-title":"Transforming Between Logic Locking and IC Camouflaging","author":"Yasin M.","year":"2015","unstructured":"M. Yasin and O. Sinanoglu, \"Transforming Between Logic Locking and IC Camouflaging,\" Proceedings of the IEEE International Design for Test Symposium (IDT), pp. 1--4, Dec. 2015.","journal-title":"Proceedings of the IEEE International Design for Test Symposium (IDT)"},{"key":"e_1_3_2_3_28_1","first-page":"1","article-title":"Security-Driven Metrics and Models for Efficient Evaluation of Logic Encryption Schemes","author":"Hu Y.","year":"2019","unstructured":"Y. Hu, V. V. Menon, A. Schmidt, J. Monson, M. French, and P. Nuzzo, \"Security-Driven Metrics and Models for Efficient Evaluation of Logic Encryption Schemes,\" Proceedings of the 17th ACM-IEEE International Conference on Formal Methods and Models for System Design, pp. 1--5, Oct. 2019.","journal-title":"Proceedings of the 17th ACM-IEEE International Conference on Formal Methods and Models for System Design"}],"event":{"name":"GLSVLSI '21: Great Lakes Symposium on VLSI 2021","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"GLSVLSI '21"},"container-title":["Proceedings of the 2021 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461759","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3453688.3461759","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461759","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453688.3461759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:47Z","timestamp":1750195727000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453688.3461759"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":28,"alternative-id":["10.1145\/3453688.3461759","10.1145\/3453688"],"URL":"https:\/\/doi.org\/10.1145\/3453688.3461759","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}