{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:19:34Z","timestamp":1750220374375,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Strategic Priority Research Program of the Chinese Academy of Sciences","award":["XDC05020100"],"award-info":[{"award-number":["XDC05020100"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,4,16]]},"DOI":"10.1145\/3453933.3454015","type":"proceedings-article","created":{"date-parts":[[2021,4,8]],"date-time":"2021-04-08T05:33:57Z","timestamp":1617860037000},"page":"71-83","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["BTMMU: an efficient and versatile cross-ISA memory virtualization"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2895-3906","authenticated-orcid":false,"given":"Kele","family":"Huang","sequence":"first","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0430-3669","authenticated-orcid":false,"given":"Fuxin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1838-9881","authenticated-orcid":false,"given":"Cun","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2401-8021","authenticated-orcid":false,"given":"Gen","family":"Niu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8988-5401","authenticated-orcid":false,"given":"Junrong","family":"Wu","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5341-1343","authenticated-orcid":false,"given":"Tianyi","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Texas at San Antonio, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,4,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Keith Adams and Ole Agesen. 2006. A comparison of software and hardware techniques for x86 virtualization. ACM Sigplan Notices 41 11 ( 2006 ) 2-13.  Keith Adams and Ole Agesen. 2006. A comparison of software and hardware techniques for x86 virtualization. ACM Sigplan Notices 41 11 ( 2006 ) 2-13.","DOI":"10.1145\/1168918.1168860"},{"key":"e_1_3_2_1_2_1","volume-title":"ab-Apache HTTP server benchmarking tool. Retrieved","author":"Apache","year":"2014","unstructured":"Apache 2014. ab-Apache HTTP server benchmarking tool. Retrieved Oct 9, 2014 from http:\/\/htpd.apache.org\/docs\/current\/programs\/ab. html Apache 2014. ab-Apache HTTP server benchmarking tool. Retrieved Oct 9, 2014 from http:\/\/htpd.apache.org\/docs\/current\/programs\/ab. html"},{"key":"e_1_3_2_1_3_1","volume-title":"USENIX Annual Technical Conference, FREENIX Track","volume":"41","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard . 2005 . QEMU, a fast and portable dynamic translator .. In USENIX Annual Technical Conference, FREENIX Track , Vol. 41 . 46. Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator.. In USENIX Annual Technical Conference, FREENIX Track, Vol. 41. 46."},{"key":"e_1_3_2_1_4_1","unstructured":"Randal E Bryant and David R O'Hallaron. 2015. Computer Systems. Pearson Education Canada.  Randal E Bryant and David R O'Hallaron. 2015. Computer Systems. Pearson Education Canada."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Edouard Bugnion Jason Nieh and Dan Tsafrir. 2017. Hardware and software support for virtualization. Synthesis Lectures on Computer Architecture 12 1 ( 2017 ) 1-206.  Edouard Bugnion Jason Nieh and Dan Tsafrir. 2017. Hardware and software support for virtualization. Synthesis Lectures on Computer Architecture 12 1 ( 2017 ) 1-206.","DOI":"10.2200\/S00754ED1V01Y201701CAC038"},{"key":"e_1_3_2_1_6_1","unstructured":"Don Capps and William Norcott. 2008. IOzone filesystem benchmark.  Don Capps and William Norcott. 2008. IOzone filesystem benchmark."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2674025.2576201"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485933"},{"volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual-Volume 3B","author":"Intel Corporation","key":"e_1_3_2_1_9_1","unstructured":"Intel Corporation . 2007. Intel 64 and IA-32 Architectures Software Developer's Manual-Volume 3B . Intel Corporation . Intel Corporation. 2007. Intel 64 and IA-32 Architectures Software Developer's Manual-Volume 3B. Intel Corporation."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.41"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837027"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. Symp. High Performance Chips. 22-24","author":"Hu Weiwu","year":"2010","unstructured":"Weiwu Hu and Yunji Chen . 2010 . GS464V: A high-performance lowpower XPU with 512-bit vector extension . In Proc. Symp. High Performance Chips. 22-24 . Weiwu Hu and Yunji Chen. 2010. GS464V: A high-performance lowpower XPU with 512-bit vector extension. In Proc. Symp. High Performance Chips. 22-24."},{"key":"e_1_3_2_1_13_1","volume-title":"Retrieved","author":"Memcached","year":"2014","unstructured":"Memcached 2014 . Memcached-a distributed memory object caching system . Retrieved Dec 15, 2020 from https:\/\/memcached.org\/ Memcached 2014. Memcached-a distributed memory object caching system. Retrieved Dec 15, 2020 from https:\/\/memcached.org\/"},{"volume-title":"UKUUG Linux Developer's Conference","author":"Probst Mark","key":"e_1_3_2_1_14_1","unstructured":"Mark Probst . 2002. Dynamic binary translation . In UKUUG Linux Developer's Conference , Vol. 2002 . Mark Probst. 2002. Dynamic binary translation. In UKUUG Linux Developer's Conference, Vol. 2002."},{"key":"e_1_3_2_1_15_1","first-page":"185","volume-title":"Proceedings of hot chips","volume":"1999","author":"Rosenblum Mendel","year":"1999","unstructured":"Mendel Rosenblum . 1999 . Vmwares virtual platform . In Proceedings of hot chips , Vol. 1999 . 185 - 196 . Mendel Rosenblum. 1999. Vmwares virtual platform. In Proceedings of hot chips, Vol. 1999. 185-196."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996798"},{"key":"e_1_3_2_1_17_1","unstructured":"Tom Spink Harry Wagstaf and Bj\u00f6rn Franke. 2019. A Retargetable System-Level {DBT } Hypervisor. In 2019 {USENIX } Annual Technical Conference ( { USENIX } {ATC } 19). 505-520.  Tom Spink Harry Wagstaf and Bj\u00f6rn Franke. 2019. A Retargetable System-Level {DBT } Hypervisor. In 2019 {USENIX } Annual Technical Conference ( { USENIX } {ATC } 19). 505-520."},{"volume-title":"See MIPS run","author":"Sweetman Dominic","key":"e_1_3_2_1_18_1","unstructured":"Dominic Sweetman . 2010. See MIPS run . Elsevier . Dominic Sweetman. 2010. See MIPS run. Elsevier."},{"key":"e_1_3_2_1_19_1","article-title":"Optimizing memory translation emulation in full system emulators","volume":"11","author":"Tong Xin","year":"2015","unstructured":"Xin Tong , Toshihiko Koju , Motohiro Kawahito , and Andreas Moshovos . 2015 . Optimizing memory translation emulation in full system emulators . ACM Transactions on Architecture and Code Optimization (TACO) 11 , 4 ( 2015 ), 1-24. Xin Tong, Toshihiko Koju, Motohiro Kawahito, and Andreas Moshovos. 2015. Optimizing memory translation emulation in full system emulators. ACM Transactions on Architecture and Code Optimization (TACO) 11, 4 ( 2015 ), 1-24.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_20_1","volume-title":"Supplement to the UltraSPARC architecture","author":"SPARC.","year":"2007","unstructured":"T2 Ultra SPARC. 2006. Supplement to the UltraSPARC architecture 2007 . T2 UltraSPARC. 2006. Supplement to the UltraSPARC architecture 2007."},{"key":"e_1_3_2_1_21_1","unstructured":"AMD Virtualization. 2008. Amd-v nested paging. White paper. [Online] Available: http:\/\/sites.amd.com\/us\/business\/itsolutions\/virtualization\/Pages\/amd-v. aspx ( 2008 ).  AMD Virtualization. 2008. Amd-v nested paging. White paper. [Online] Available: http:\/\/sites.amd.com\/us\/business\/itsolutions\/virtualization\/Pages\/amd-v. aspx ( 2008 )."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/844128.844146"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2817817.2731188"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/233013.233025"},{"key":"e_1_3_2_1_25_1","volume-title":"The International Symposium on Code Generation and Optimization (CGO) 2015 (AMASBT workshop).","author":"Wang","year":"2015","unstructured":"Wang Zhen-hua, Jin Guo-jie, and Wang Wen-xiang. 2015 . A Dual-TLB Method for MIPS Heterogeneous Virtualization . In The International Symposium on Code Generation and Optimization (CGO) 2015 (AMASBT workshop). Wang Zhen-hua, Jin Guo-jie, and Wang Wen-xiang. 2015. A Dual-TLB Method for MIPS Heterogeneous Virtualization. In The International Symposium on Code Generation and Optimization (CGO) 2015 (AMASBT workshop)."}],"event":{"name":"VEE '21: 17th ACM SIGPLAN\/SIGOPS International Conference on Virtual Execution Environments","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Virtual USA","acronym":"VEE '21"},"container-title":["Proceedings of the 17th ACM SIGPLAN\/SIGOPS International Conference on Virtual Execution Environments"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453933.3454015","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3453933.3454015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:42Z","timestamp":1750191462000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3453933.3454015"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":25,"alternative-id":["10.1145\/3453933.3454015","10.1145\/3453933"],"URL":"https:\/\/doi.org\/10.1145\/3453933.3454015","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]},"assertion":[{"value":"2021-04-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}