{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:19:17Z","timestamp":1750220357177,"version":"3.41.0"},"reference-count":17,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T00:00:00Z","timestamp":1643587200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"\u201cZwanzig20 Partnerschaft f\u00fcr Innovation\u201d initiative of the Federal Ministry for Education and Research of Germany","award":["FKZ03ZZ0521D"],"award-info":[{"award-number":["FKZ03ZZ0521D"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>The prototyping of embedded platforms demands rapid exploration of multi-dimensional parameter sets. Especially the design of the memory system is essential to guarantee high utilization while reducing conflicts at the same time. To aid the design process, several probabilistic models to estimate the throughput of interleaved memory systems have been proposed. While accurately estimating the average throughput of the system, these models fail to determine the impact on individual processing elements. To mitigate this divergence, we extend three known models to include non-uniform access probabilities and priorities.<\/jats:p>","DOI":"10.1145\/3457171","type":"journal-article","created":{"date-parts":[[2022,2,10]],"date-time":"2022-02-10T15:14:22Z","timestamp":1644506062000},"page":"1-15","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Accurate Estimation of Service Rates in Interleaved Scratchpad Memory Systems"],"prefix":"10.1145","volume":"21","author":[{"given":"Robert","family":"Wittig","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philipp","family":"Schulz","sequence":"additional","affiliation":[{"name":"Barkhausen Institut, Dresden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emil","family":"Matus","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerhard P.","family":"Fettweis","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,2,10]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2785799"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224335"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/800123.803965"},{"key":"e_1_3_1_5_2","unstructured":"3GPP Mobile Competence Centre. 2019. 3GPP Homepage. Retrieved from https:\/\/www.3gpp.org\/specifications"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492955"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062188"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.509909"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2012.6376362"},{"key":"e_1_3_1_10_2","unstructured":"Andreas Olofsson. 2016. epiphany-v: A 1024 processor 64-bit RISC system-on-chip. arxiv:1610.01832. Retrieved from http:\/\/arxiv.org\/abs\/1610.01832."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.5555\/110382.110396"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1147\/sj.84.0319"},{"key":"e_1_3_1_14_2","unstructured":"Andreas Tretter. 2018. On Efficient Data Exchange in Multicore Architectures . Ph.D. Dissertation."},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744861"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"e_1_3_1_17_2","unstructured":"William Daniel Strecker. 1970. An Analysis of the Instruction Execution Rate in Certain Computer Structures . Ph.D. Dissertation. Carnegie-Mellon University."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715129"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3457171","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3457171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:19Z","timestamp":1750191439000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3457171"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,31]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3457171"],"URL":"https:\/\/doi.org\/10.1145\/3457171","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2022,1,31]]},"assertion":[{"value":"2019-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-02-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}