{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:35Z","timestamp":1772725535134,"version":"3.50.1"},"reference-count":108,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T00:00:00Z","timestamp":1623110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2021,9,30]]},"abstract":"<jats:p>Hardware cache compression derives from software-compression research; yet, its implementation is not a straightforward translation, since it must abide by multiple restrictions to comply with area, power, and latency constraints. This study sheds light on the challenges of adopting compression in cache design\u2014from the shrinking of the data until its physical placement. The goal of this article is not to summarize proposals but to put in evidence the solutions they employ to handle those challenges. An in-depth description of the main characteristics of multiple methods is provided, as well as criteria that can be used as a basis for the assessment of such schemes. It is expected that this article will ease the understanding of decisions to be taken for the design of compressed systems and provide directions for future work.<\/jats:p>","DOI":"10.1145\/3457207","type":"journal-article","created":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T16:21:19Z","timestamp":1623169279000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Understanding Cache Compression"],"prefix":"10.1145","volume":"18","author":[{"given":"Daniel Rodrigues","family":"Carvalho","sequence":"first","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA, France"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[{"name":"Univ Rennes, Inria, CNRS, IRISA, France"}]}],"member":"320","published-online":{"date-parts":[[2021,6,8]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the 21st Annual International Conference on Supercomputing (ICS\u201907)","author":"Adl-Tabatabai Ali-Reza","unstructured":"Ali-Reza Adl-Tabatabai , Anwar M. Ghuloum , and Shobhit O. Kanaujia . 2007. Compression in cache design . In Proceedings of the 21st Annual International Conference on Supercomputing (ICS\u201907) . ACM, 190\u2013201. DOI:https:\/\/doi.org\/10.1145\/1274971.1274999 Ali-Reza Adl-Tabatabai, Anwar M. Ghuloum, and Shobhit O. Kanaujia. 2007. Compression in cache design. In Proceedings of the 21st Annual International Conference on Supercomputing (ICS\u201907). ACM, 190\u2013201. DOI:https:\/\/doi.org\/10.1145\/1274971.1274999"},{"key":"e_1_2_1_2_1","volume-title":"Pudar","author":"Agarwal Anant","year":"1993","unstructured":"Anant Agarwal and Stephen D . Pudar . 1993 . Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches. Association for Computing Machinery . 179\u2013190 pages. DOI:https:\/\/doi.org\/10.1145\/165123.165153 Anant Agarwal and Stephen D. Pudar. 1993. Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches. Association for Computing Machinery. 179\u2013190 pages. DOI:https:\/\/doi.org\/10.1145\/165123.165153"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368872"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the International Symposium on Memory Systems (MEMSYS\u201918)","author":"Alaa","unstructured":"Alaa R. Alameldeen and Rajat Agarwal. 2018. Opportunistic compression for direct-mapped DRAM caches . In Proceedings of the International Symposium on Memory Systems (MEMSYS\u201918) . Association for Computing Machinery, 129\u2013136. DOI:https:\/\/doi.org\/10.1145\/3240302.3240429 Alaa R. Alameldeen and Rajat Agarwal. 2018. Opportunistic compression for direct-mapped DRAM caches. In Proceedings of the International Symposium on Memory Systems (MEMSYS\u201918). Association for Computing Machinery, 129\u2013136. DOI:https:\/\/doi.org\/10.1145\/3240302.3240429"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006719"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture (HPCA\u201907)","author":"Alaa","year":"2007","unstructured":"Alaa R. Alameldeen and David A. Wood. 2007. Interactions between compression and prefetching in chip multiprocessors . In Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture (HPCA\u201907) . IEEE, 228\u2013239. DOI:https:\/\/doi.org\/10.1109\/HPCA. 2007 .346200 Alaa R. Alameldeen and David A. Wood. 2007. Interactions between compression and prefetching in chip multiprocessors. In Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture (HPCA\u201907). IEEE, 228\u2013239. DOI:https:\/\/doi.org\/10.1109\/HPCA.2007.346200"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913)","author":"Albericio Jorge","unstructured":"Jorge Albericio , Pablo Ib\u00e1\u00f1ez , V\u00edctor Vi\u00f1als , and Jos\u00e9 M. Llaber\u00eda . 2013. The reuse cache: Downsizing the shared last-level cache . In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913) . Association for Computing Machinery, 310\u2013321. DOI:https:\/\/doi.org\/10.1145\/2540708.2540735 Jorge Albericio, Pablo Ib\u00e1\u00f1ez, V\u00edctor Vi\u00f1als, and Jos\u00e9 M. Llaber\u00eda. 2013. The reuse cache: Downsizing the shared last-level cache. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913). Association for Computing Machinery, 310\u2013321. DOI:https:\/\/doi.org\/10.1145\/2540708.2540735"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 8th Workshop on Programmability Issues for Heterogeneous Multicores","author":"Alverti Chloe","year":"2015","unstructured":"Chloe Alverti , Georgios Goumas , Konstantinos Nikas , Angelos Arelakis , Nectarios Koziris , and Per Stenstr\u00f6m . 2015 . Memory link compression to speedup scientific workloads . In Proceedings of the 8th Workshop on Programmability Issues for Heterogeneous Multicores . Amsterdam, Netherlands. Chloe Alverti, Georgios Goumas, Konstantinos Nikas, Angelos Arelakis, Nectarios Koziris, and Per Stenstr\u00f6m. 2015. Memory link compression to speedup scientific workloads. In Proceedings of the 8th Workshop on Programmability Issues for Heterogeneous Multicores. Amsterdam, Netherlands."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830823"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.31"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665696"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00028"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the IEEE 19th International Symposium on High-Performance Computer Architecture (HPCA\u201913)","author":"Baek Seungcheol","year":"2013","unstructured":"Seungcheol Baek , Hyung Gyu Lee , Chrysostomos Nicopoulos , Junghee Lee , and Jongman Kim . 2013 . ECM: Effective capacity maximizer for high-performance compressed caching . In Proceedings of the IEEE 19th International Symposium on High-Performance Computer Architecture (HPCA\u201913) . IEEE Computer Society, 131\u2013142. DOI:https:\/\/doi.org\/10.1109\/HPCA. 2013.6522313 Seungcheol Baek, Hyung Gyu Lee, Chrysostomos Nicopoulos, Junghee Lee, and Jongman Kim. 2013. ECM: Effective capacity maximizer for high-performance compressed caching. In Proceedings of the IEEE 19th International Symposium on High-Performance Computer Architecture (HPCA\u201913). IEEE Computer Society, 131\u2013142. DOI:https:\/\/doi.org\/10.1109\/HPCA.2013.6522313"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201902)","author":"Benini L.","unstructured":"L. Benini , D. Bruni , A. Macii , and E. Macii . 2002. Hardware-assisted data compression for energy minimization in systems with embedded processors . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201902) . IEEE Computer Society, 449. L. Benini, D. Bruni, A. Macii, and E. Macii. 2002. Hardware-assisted data compression for energy minimization in systems with embedded processors. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201902). IEEE Computer Society, 449."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/937503.937504"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2010.42"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the Singapore-MIT Alliance Symposium.","author":"Chen David","year":"2003","unstructured":"David Chen , Enoch Peserico , and Larry Rudolph . 2003 . A dynamically partitionable compressed cache . In Proceedings of the Singapore-MIT Alliance Symposium. David Chen, Enoch Peserico, and Larry Rudolph. 2003. A dynamically partitionable compressed cache. In Proceedings of the Singapore-MIT Alliance Symposium."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657054"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/258916.258947"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479585"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Conference on Data Compression (DCC\u201996)","author":"Franaszek P.","unstructured":"P. Franaszek , J. Robinson , and J. Thomas . 1996. Parallel compression with cooperative dictionary construction . In Proceedings of the Conference on Data Compression (DCC\u201996) . IEEE Computer Society, 200. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=789084.789497. P. Franaszek, J. Robinson, and J. Thomas. 1996. Parallel compression with cooperative dictionary construction. In Proceedings of the Conference on Data Compression (DCC\u201996). IEEE Computer Society, 200. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=789084.789497."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.36"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378518"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342274"},{"key":"e_1_2_1_31_1","volume-title":"Reinhardt","author":"Hallnor Erik G.","year":"2000","unstructured":"Erik G. Hallnor and Steven K . Reinhardt . 2000 . A Fully Associative Software-Managed Cache Design. Association for Computing Machinery . 107\u2013116. DOI:https:\/\/doi.org\/10.1145\/339647.339660 Erik G. Hallnor and Steven K. Reinhardt. 2000. A Fully Associative Software-Managed Cache Design. Association for Computing Machinery. 107\u2013116. DOI:https:\/\/doi.org\/10.1145\/339647.339660"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA\u201905)","author":"Erik","year":"2005","unstructured":"Erik G. Hallnor and Steven K. Reinhardt. 2005. A unified compressed memory hierarchy . In Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA\u201905) . IEEE Computer Society, 201\u2013212. DOI:https:\/\/doi.org\/10.1109\/HPCA. 2005 .4 Erik G. Hallnor and Steven K. Reinhardt. 2005. A unified compressed memory hierarchy. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA\u201905). IEEE Computer Society, 201\u2013212. DOI:https:\/\/doi.org\/10.1109\/HPCA.2005.4"},{"key":"e_1_2_1_33_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2012","unstructured":"John L. Hennessy and David A . Patterson . 2012 . Computer Architecture : A Quantitative Approach. Elsevier . John L. Hennessy and David A. Patterson. 2012. Computer Architecture: A Quantitative Approach. Elsevier."},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201919)","author":"Hong Seokin","unstructured":"Seokin Hong , Bulent Abali , Alper Buyuktosunoglu , Michael B. Healy , and Prashant J. Nair . 2019. Touch\u00e9: Towards ideal and efficient cache compression by mitigating tag area overheads . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201919) . Association for Computing Machinery, 453\u2013465. DOI:https:\/\/doi.org\/10.1145\/3352460.3358281 Seokin Hong, Bulent Abali, Alper Buyuktosunoglu, Michael B. Healy, and Prashant J. Nair. 2019. Touch\u00e9: Towards ideal and efficient cache compression by mitigating tag area overheads. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201919). Association for Computing Machinery, 453\u2013465. DOI:https:\/\/doi.org\/10.1145\/3352460.3358281"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"e_1_2_1_36_1","volume-title":"Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann.","author":"Jacob Bruce","year":"2010","unstructured":"Bruce Jacob , David Wang , and Spencer Ng . 2010 . Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann. Bruce Jacob, David Wang, and Spencer Ng. 2010. Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the IEEE International Symposium on High-Performance Comp Architecture. IEEE Computer Society, 201\u2013210","author":"Jiang Lei","year":"2012","unstructured":"Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang , and Bruce R. Childers . 2012. Improving write operations in MLC phase change memory . In Proceedings of the IEEE International Symposium on High-Performance Comp Architecture. IEEE Computer Society, 201\u2013210 . DOI:https:\/\/doi.org\/10.1109\/HPCA. 2012 .6169027 Lei Jiang, Bo Zhao, Youtao Zhang, Jun Yang, and Bruce R. Childers. 2012. Improving write operations in MLC phase change memory. In Proceedings of the IEEE International Symposium on High-Performance Comp Architecture. IEEE Computer Society, 201\u2013210. DOI:https:\/\/doi.org\/10.1109\/HPCA.2012.6169027"},{"key":"e_1_2_1_39_1","volume-title":"PBC: Prefetched blocks compaction","author":"Raghavendra","year":"2015","unstructured":"Raghavendra K., Biswabandan Panda , and Madhu Mutyam . 2015 . PBC: Prefetched blocks compaction . IEEE Trans. Comput . 65 (01 2015), 1\u20131. DOI:https:\/\/doi.org\/10.1109\/TC.2015.2493533 Raghavendra K., Biswabandan Panda, and Madhu Mutyam. 2015. PBC: Prefetched blocks compaction. IEEE Trans. Comput. 65 (01 2015), 1\u20131. DOI:https:\/\/doi.org\/10.1109\/TC.2015.2493533"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45661-9_21"},{"key":"e_1_2_1_41_1","first-page":"114","article-title":"Dynamic dictionary-based data compression for level-1 caches","volume":"3894","author":"Keramidas Georgios","year":"2006","unstructured":"Georgios Keramidas , Konstantinos Aisopos , and Stefanos Kaxiras . 2006 . Dynamic dictionary-based data compression for level-1 caches . Archit. Comput. Syst. 3894 (2006), 114 \u2013 129 . DOI:https:\/\/doi.org\/10.1007\/11682127_9 Georgios Keramidas, Konstantinos Aisopos, and Stefanos Kaxiras. 2006. Dynamic dictionary-based data compression for level-1 caches. Archit. Comput. Syst. 3894 (2006), 114\u2013129. DOI:https:\/\/doi.org\/10.1007\/11682127_9","journal-title":"Archit. Comput. Syst."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807659"},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the 2nd Annual Workshop on Memory Performance Issues (WMPI\u201902)","author":"Kim N.","year":"2002","unstructured":"N. Kim , Todd Austin , and Trevor Mudge . 2002 . Low-energy data cache using sign compression and cache line bisection . In Proceedings of the 2nd Annual Workshop on Memory Performance Issues (WMPI\u201902) . N. Kim, Todd Austin, and Trevor Mudge. 2002. Low-energy data cache using sign compression and cache line bisection. In Proceedings of the 2nd Annual Workshop on Memory Performance Issues (WMPI\u201902)."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155670"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the 22nd EUROMICRO Conference: Beyond 2000: Hardware and Software Design Strategies. IEEE Computer Society, 423\u2013430","author":"Kjelso Morten","year":"1996","unstructured":"Morten Kjelso , Mark Gooch , and Simon Jones . 1996 . Design and performance of a main memory hardware data compressor . In Proceedings of the 22nd EUROMICRO Conference: Beyond 2000: Hardware and Software Design Strategies. IEEE Computer Society, 423\u2013430 . DOI:https:\/\/doi.org\/10.1109\/EURMIC.1996.546466 Morten Kjelso, Mark Gooch, and Simon Jones. 1996. Design and performance of a main memory hardware data compressor. In Proceedings of the 22nd EUROMICRO Conference: Beyond 2000: Hardware and Software Design Strategies. IEEE Computer Society, 423\u2013430. DOI:https:\/\/doi.org\/10.1109\/EURMIC.1996.546466"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19981797"},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the International Workshop on Power-Aware Computer Systems (Lecture Notes in Computer Science)","volume":"3471","author":"Kumar Sumeet","year":"2004","unstructured":"Sumeet Kumar , Prateek Pujara , and Aneesh Aggarwal . 2004 . Bit-sliced datapath for energy-efficient high performance microprocessors . In Proceedings of the International Workshop on Power-Aware Computer Systems (Lecture Notes in Computer Science) , Vol. 3471 . Springer, 30\u201345. DOI:https:\/\/doi.org\/10.1007\/11574859_3 Sumeet Kumar, Prateek Pujara, and Aneesh Aggarwal. 2004. Bit-sliced datapath for energy-efficient high performance microprocessors. In Proceedings of the International Workshop on Power-Aware Computer Systems (Lecture Notes in Computer Science), Vol. 3471. Springer, 30\u201345. DOI:https:\/\/doi.org\/10.1007\/11574859_3"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD\u201999)","author":"Lee Jang-Soo","year":"1999","unstructured":"Jang-Soo Lee , Won-Kee Hong , and Shin-Dug Kim . 1999 . Design and evaluation of a selective compressed memory system . In Proceedings of the International Conference on Computer Design (ICCD\u201999) . IEEE Computer Society, 184\u2013191. DOI:https:\/\/doi.org\/10.1109\/ICCD. 1999.808424 Jang-Soo Lee, Won-Kee Hong, and Shin-Dug Kim. 1999. Design and evaluation of a selective compressed memory system. In Proceedings of the International Conference on Computer Design (ICCD\u201999). IEEE Computer Society, 184\u2013191. DOI:https:\/\/doi.org\/10.1109\/ICCD.1999.808424"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00030-8"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2006.143"},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201911)","author":"Gabriel","unstructured":"Gabriel H. Loh and Mark D. Hill. 2011. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches . In Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201911) . Association for Computing Machinery, 454\u2013464. DOI:https:\/\/doi.org\/10.1145\/2155620.2155673 Gabriel H. Loh and Mark D. Hill. 2011. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches. In Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201911). Association for Computing Machinery, 454\u2013464. DOI:https:\/\/doi.org\/10.1145\/2155620.2155673"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"e_1_2_1_55_1","volume-title":"Article 62 (Mar.","author":"Mittal Sparsh","year":"2016","unstructured":"Sparsh Mittal . 2016. A survey of techniques for approximate computing. ACM Comput. Surv. 48, 4 , Article 62 (Mar. 2016 ), 33 pages. DOI:https:\/\/doi.org\/10.1145\/2893356 Sparsh Mittal. 2016. A survey of techniques for approximate computing. ACM Comput. Surv. 48, 4, Article 62 (Mar. 2016), 33 pages. DOI:https:\/\/doi.org\/10.1145\/2893356"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2435788"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00033"},{"key":"e_1_2_1_58_1","volume-title":"Proceedings of the 48th International Symposium on Microarchitecture (MICRO\u201915)","author":"Tri","unstructured":"Tri M. Nguyen and David Wentzlaff. 2015. MORC: A manycore-oriented compressed cache . In Proceedings of the 48th International Symposium on Microarchitecture (MICRO\u201915) . Association for Computing Machinery, 76\u201388. DOI:https:\/\/doi.org\/10.1145\/2830772.2830828 Tri M. Nguyen and David Wentzlaff. 2015. MORC: A manycore-oriented compressed cache. In Proceedings of the 48th International Symposium on Microarchitecture (MICRO\u201915). Association for Computing Machinery, 76\u201388. DOI:https:\/\/doi.org\/10.1145\/2830772.2830828"},{"key":"e_1_2_1_59_1","volume-title":"Proceedings of the 25th EUROMICRO Conference","volume":"1","author":"Nunez Jose Luis","year":"1999","unstructured":"Jose Luis Nunez , Claudia Feregrino , Stephen Bateman , and Simon Jones . 1999 . The X-MatchLITE FPGA-based data compressor . In Proceedings of the 25th EUROMICRO Conference , Vol. 1 . IEEE Computer Society, 1126\u20131132. DOI:https:\/\/doi.org\/10.1109\/EURMIC. 1999.794458 Jose Luis Nunez, Claudia Feregrino, Stephen Bateman, and Simon Jones. 1999. The X-MatchLITE FPGA-based data compressor. In Proceedings of the 25th EUROMICRO Conference, Vol. 1. IEEE Computer Society, 1126\u20131132. DOI:https:\/\/doi.org\/10.1109\/EURMIC.1999.794458"},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (Lecture Notes in Computer Science)","volume":"2147","author":"Nunez Jose Luis","year":"2001","unstructured":"Jose Luis Nunez , Claudia Feregrino , Simon Jones , and Stephen Bateman . 2001 . X-MatchPRO: A ProASIC-based 200 Mbytes\/s full-duplex lossless data compressor . In Proceedings of the International Conference on Field Programmable Logic and Applications (Lecture Notes in Computer Science) , Vol. 2147 . Springer, 613\u2013617. DOI:https:\/\/doi.org\/10.1007\/3-540-44687-7_65 Jose Luis Nunez, Claudia Feregrino, Simon Jones, and Stephen Bateman. 2001. X-MatchPRO: A ProASIC-based 200 Mbytes\/s full-duplex lossless data compressor. In Proceedings of the International Conference on Field Programmable Logic and Applications (Lecture Notes in Computer Science), Vol. 2147. Springer, 613\u2013617. DOI:https:\/\/doi.org\/10.1007\/3-540-44687-7_65"},{"key":"e_1_2_1_61_1","first-page":"493","article-title":"Set associative sector cache","volume":"4","author":"Olnowich Howard T.","year":"1985","unstructured":"Howard T. Olnowich . 1985 . Set associative sector cache . U.S. Patent 4 , 493 ,026. Howard T. Olnowich. 1985. Set associative sector cache. U.S. Patent 4,493,026.","journal-title":"U.S. Patent"},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA\u201915)","author":"Palframan David J.","unstructured":"David J. Palframan , Nam Sung Kim , and Mikko H. Lipasti . 2015. COP: To compress and protect main memory . In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA\u201915) . Association for Computing Machinery, 682\u2013693. DOI:https:\/\/doi.org\/10.1145\/2749469.2750377 David J. Palframan, Nam Sung Kim, and Mikko H. Lipasti. 2015. COP: To compress and protect main memory. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA\u201915). Association for Computing Machinery, 682\u2013693. DOI:https:\/\/doi.org\/10.1145\/2749469.2750377"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783704"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243178"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2999538"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357098"},{"key":"e_1_2_1_67_1","volume-title":"Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Pekhimenko Gennady","year":"2015","unstructured":"Gennady Pekhimenko , Tyler Huberty , Rui Cai , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , and Todd C. Mowry . 2015. Exploiting compressed block size as an indicator of future reuse . In Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915) . IEEE Computer Society, 51\u201363. DOI:https:\/\/doi.org\/10.1109\/HPCA. 2015 .7056021 Gennady Pekhimenko, Tyler Huberty, Rui Cai, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. 2015. Exploiting compressed block size as an indicator of future reuse. In Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915). IEEE Computer Society, 51\u201363. DOI:https:\/\/doi.org\/10.1109\/HPCA.2015.7056021"},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913)","author":"Pekhimenko Gennady","unstructured":"Gennady Pekhimenko , Vivek Seshadri , Yoongu Kim , Hongyi Xin , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , and Todd C. Mowry . 2013. Linearly compressed pages: A low-complexity, low-latency main memory compression framework . In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913) . Association for Computing Machinery, 172\u2013184. DOI:https:\/\/doi.org\/10.1145\/2540708.2540724 Gennady Pekhimenko, Vivek Seshadri, Yoongu Kim, Hongyi Xin, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. 2013. Linearly compressed pages: A low-complexity, low-latency main memory compression framework. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913). Association for Computing Machinery, 172\u2013184. DOI:https:\/\/doi.org\/10.1145\/2540708.2540724"},{"key":"e_1_2_1_69_1","volume-title":"Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT\u201912)","author":"Pekhimenko Gennady","unstructured":"Gennady Pekhimenko , Vivek Seshadri , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , and Todd C. Mowry . 2012. Base-delta-immediate compression: Practical data compression for on-chip caches . In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT\u201912) . Association for Computing Machinery, 377\u2013388. DOI:https:\/\/doi.org\/10.1145\/2370816.2370870 Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. 2012. Base-delta-immediate compression: Practical data compression for on-chip caches. In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT\u201912). Association for Computing Machinery, 377\u2013388. DOI:https:\/\/doi.org\/10.1145\/2370816.2370870"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD\u201905)","author":"Pujara Prateek","year":"2005","unstructured":"Prateek Pujara and Aneesh Aggarwal . 2005 . Restrictive compression techniques to increase level 1 cache capacity . In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD\u201905) . IEEE, IEEE Computer Society, 327\u2013333. DOI:https:\/\/doi.org\/10.1109\/ICCD. 2005.94 Prateek Pujara and Aneesh Aggarwal. 2005. Restrictive compression techniques to increase level 1 cache capacity. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD\u201905). IEEE, IEEE Computer Society, 327\u2013333. DOI:https:\/\/doi.org\/10.1109\/ICCD.2005.94"},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201912)","author":"Moinuddin","year":"2012","unstructured":"Moinuddin K. Qureshi and Gabe H. Loh. 2012. Fundamental latency trade-off in architecting DRAM caches: Outperforming impractical SRAM-tags with a simple and practical design . In Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201912) . IEEE Computer Society, 235\u2013246. DOI:https:\/\/doi.org\/10.1109\/MICRO. 2012 .30 Moinuddin K. Qureshi and Gabe H. Loh. 2012. Fundamental latency trade-off in architecting DRAM caches: Outperforming impractical SRAM-tags with a simple and practical design. In Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201912). IEEE Computer Society, 235\u2013246. DOI:https:\/\/doi.org\/10.1109\/MICRO.2012.30"},{"key":"e_1_2_1_72_1","volume-title":"Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture (HPCA\u201907)","author":"Qureshi Moinuddin K.","year":"2007","unstructured":"Moinuddin K. Qureshi , M. Aater Suleman , and Yale N. Patt . 2007. Line distillation: Increasing cache capacity by filtering unused words in cache lines . In Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture (HPCA\u201907) . IEEE Computer Society, 250\u2013259. DOI:https:\/\/doi.org\/10.1109\/HPCA. 2007 .346202 Moinuddin K. Qureshi, M. Aater Suleman, and Yale N. Patt. 2007. Line distillation: Increasing cache capacity by filtering unused words in cache lines. In Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture (HPCA\u201907). IEEE Computer Society, 250\u2013259. DOI:https:\/\/doi.org\/10.1109\/HPCA.2007.346202"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195690"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00683ED1V01Y201511CAC036"},{"key":"e_1_2_1_75_1","volume-title":"Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201914)","author":"Sardashti Somayeh","year":"2014","unstructured":"Somayeh Sardashti , Andr\u00e9 Seznec , and David A. Wood . 2014. Skewed compressed caches . In Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201914) . IEEE Computer Society, 331\u2013342. DOI:https:\/\/doi.org\/10.1109\/MICRO. 2014 .41 Somayeh Sardashti, Andr\u00e9 Seznec, and David A. Wood. 2014. Skewed compressed caches. In Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201914). IEEE Computer Society, 331\u2013342. DOI:https:\/\/doi.org\/10.1109\/MICRO.2014.41"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976740"},{"key":"e_1_2_1_77_1","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913)","author":"Sardashti Somayeh","unstructured":"Somayeh Sardashti and David A. Wood . 2013. Decoupled compressed cache: Exploiting spatial locality for energy-optimized compressed caching . In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913) . Association for Computing Machinery, 62\u201373. DOI:https:\/\/doi.org\/10.1145\/2540708.2540715 Somayeh Sardashti and David A. Wood. 2013. Decoupled compressed cache: Exploiting spatial locality for energy-optimized compressed caching. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201913). Association for Computing Machinery, 62\u201373. DOI:https:\/\/doi.org\/10.1145\/2540708.2540715"},{"key":"e_1_2_1_78_1","first-page":"859","article-title":"Content addressable memory","volume":"5","author":"Schultz Kenneth James","year":"1999","unstructured":"Kenneth James Schultz , Garnet Frederick Randall Gibson , Farhad Shafai , and Armin George Bluschke . 1999 . Content addressable memory . U.S. Patent 5 , 859 ,791. Kenneth James Schultz, Garnet Frederick Randall Gibson, Farhad Shafai, and Armin George Bluschke. 1999. Content addressable memory. U.S. Patent 5,859,791.","journal-title":"U.S. Patent"},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917563"},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192072"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/322344.322346"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72685-2_14"},{"key":"e_1_2_1_87_1","volume-title":"Proceedings of the 28th ACM International Conference on Supercomputing (ICS\u201914)","author":"Tian Yingying","unstructured":"Yingying Tian , Samira M. Khan , Daniel A. Jim\u00e9nez , and Gabriel H. Loh . 2014. Last-level cache deduplication . In Proceedings of the 28th ACM International Conference on Supercomputing (ICS\u201914) . Association for Computing Machinery, Munich, Germany, 53\u201362. DOI:https:\/\/doi.org\/10.1145\/2597652.2597655 Yingying Tian, Samira M. Khan, Daniel A. Jim\u00e9nez, and Gabriel H. Loh. 2014. Last-level cache deduplication. In Proceedings of the 28th ACM International Conference on Supercomputing (ICS\u201914). Association for Computing Machinery, Munich, Germany, 53\u201362. DOI:https:\/\/doi.org\/10.1145\/2597652.2597655"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918003"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00025"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378453"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304006"},{"key":"e_1_2_1_93_1","volume-title":"Proceedings of the USENIX Annual Technical Conference. USENIX, 237\u2013250","author":"Tuduce Irina Chihaia","unstructured":"Irina Chihaia Tuduce and Thomas R. Gross . 2005. Adaptive main memory compression . In Proceedings of the USENIX Annual Technical Conference. USENIX, 237\u2013250 . Retrieved from http:\/\/www.usenix.org\/events\/usenix05\/tech\/general\/tuduce.html. Irina Chihaia Tuduce and Thomas R. Gross. 2005. Adaptive main memory compression. In Proceedings of the USENIX Annual Technical Conference. USENIX, 237\u2013250. Retrieved from http:\/\/www.usenix.org\/events\/usenix05\/tech\/general\/tuduce.html."},{"key":"e_1_2_1_94_1","first-page":"1319","article-title":"A survey on data compression techniques: From the perspective of data quality, coding schemes, data type and applications","volume":"33","author":"Uthayakumar J.","year":"2018","unstructured":"J. Uthayakumar , T. Vengattaraman , and P. Dhavachelvan . 2018 . A survey on data compression techniques: From the perspective of data quality, coding schemes, data type and applications . J. King Saud Univ.-Comput. Info. Sci. 33 , 2 (2021), 1319 -- 1578 . DOI:https:\/\/doi.org\/10.1016\/j.jksuci.2018.05.006 J. Uthayakumar, T. Vengattaraman, and P. Dhavachelvan. 2018. A survey on data compression techniques: From the perspective of data quality, coding schemes, data type and applications. J. King Saud Univ.-Comput. Info. Sci. 33, 2 (2021), 1319--1578. DOI:https:\/\/doi.org\/10.1016\/j.jksuci.2018.05.006","journal-title":"J. King Saud Univ.-Comput. Info. Sci."},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360150"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524577"},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659158"},{"key":"e_1_2_1_98_1","volume-title":"Proceedings of the USENIX Annual Technical Conference. USENIX, 101\u2013116","author":"Wilson Paul R.","year":"1999","unstructured":"Paul R. Wilson , Scott F. Kaplan , and Yannis Smaragdakis . 1999 . The case for compressed caching in virtual memory systems . In Proceedings of the USENIX Annual Technical Conference. USENIX, 101\u2013116 . Retrieved from http:\/\/www.usenix.org\/events\/usenix99\/full_papers\/wilson\/wilson.pdf. Paul R. Wilson, Scott F. Kaplan, and Yannis Smaragdakis. 1999. The case for compressed caching in virtual memory systems. In Proceedings of the USENIX Annual Technical Conference. USENIX, 101\u2013116. Retrieved from http:\/\/www.usenix.org\/events\/usenix99\/full_papers\/wilson\/wilson.pdf."},{"key":"e_1_2_1_99_1","volume-title":"Proceedings of the IEEE 29th International Conference on Computer Design (ICCD\u201911)","author":"Xie Yuejian","year":"2011","unstructured":"Yuejian Xie and Gabriel H. Loh . 2011. Thread-aware dynamic shared cache compression in multi-core processors . In Proceedings of the IEEE 29th International Conference on Computer Design (ICCD\u201911) . IEEE Computer Society, 135\u2013141. DOI:https:\/\/doi.org\/10.1109\/ICCD. 2011 .6081388 Yuejian Xie and Gabriel H. Loh. 2011. Thread-aware dynamic shared cache compression in multi-core processors. In Proceedings of the IEEE 29th International Conference on Computer Design (ICCD\u201911). IEEE Computer Society, 135\u2013141. DOI:https:\/\/doi.org\/10.1109\/ICCD.2011.6081388"},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240304"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774883"},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30566-8_109"},{"key":"e_1_2_1_105_1","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917)","author":"Young Vinson","unstructured":"Vinson Young , Prashant J. Nair , and Moinuddin K. Qureshi . 2017. DICE: Compressing DRAM caches for bandwidth and capacity . In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917) . Association for Computing Machinery, 627\u2013638. DOI:https:\/\/doi.org\/10.1145\/3079856.3080243 Vinson Young, Prashant J. Nair, and Moinuddin K. Qureshi. 2017. DICE: Compressing DRAM caches for bandwidth and capacity. In Proceedings of the 44th Annual International Symposium on Computer Architecture (ISCA\u201917). Association for Computing Machinery, 627\u2013638. DOI:https:\/\/doi.org\/10.1145\/3079856.3080243"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2018.8644558"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1978.1055934"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3457207","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3457207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:19Z","timestamp":1750191439000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3457207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,8]]},"references-count":108,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,9,30]]}},"alternative-id":["10.1145\/3457207"],"URL":"https:\/\/doi.org\/10.1145\/3457207","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,8]]},"assertion":[{"value":"2020-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}