{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:14:03Z","timestamp":1777734843165,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:00:00Z","timestamp":1620691200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"BMBF","award":["FKZ 16ES1003"],"award-info":[{"award-number":["FKZ 16ES1003"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,5,11]]},"DOI":"10.1145\/3457388.3458657","type":"proceedings-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T22:15:17Z","timestamp":1619734517000},"page":"12-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":79,"title":["A comparative survey of open-source application-class RISC-V processor implementations"],"prefix":"10.1145","author":[{"given":"Alexander","family":"D\u00f6rflinger","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Braunschweig, Germany"}]},{"given":"Mark","family":"Albers","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Braunschweig, Germany"}]},{"given":"Benedikt","family":"Kleinbeck","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Braunschweig, Germany"}]},{"given":"Yejun","family":"Guan","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Braunschweig, Germany"}]},{"given":"Harald","family":"Michalik","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Braunschweig, Germany"}]},{"given":"Raphael","family":"Klink","sequence":"additional","affiliation":[{"name":"Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}]},{"given":"Christopher","family":"Blochwitz","sequence":"additional","affiliation":[{"name":"Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}]},{"given":"Anouar","family":"Nechi","sequence":"additional","affiliation":[{"name":"Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[{"name":"Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"}]}],"member":"320","published-online":{"date-parts":[[2021,5,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2020. AndesCore Processors. http:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/. Accessed: 2020-11-23.  2020. AndesCore Processors. http:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_2_1","volume-title":"Chips by IIS","unstructured":"2020. Chips by IIS . http:\/\/asic.ethz.ch\/. Accessed: 2020-11-18. 2020. Chips by IIS. http:\/\/asic.ethz.ch\/. Accessed: 2020-11-18."},{"key":"e_1_3_2_1_3_1","unstructured":"2020. CloudBEAR processors for the widest range of applications. https:\/\/cloudbear.ru\/products.html. Accessed: 2020-11-23.  2020. CloudBEAR processors for the widest range of applications. https:\/\/cloudbear.ru\/products.html. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_4_1","unstructured":"2020. Codasip RISC-V Processors. https:\/\/codasip.com\/risc-v-processors\/. Accessed: 2020-11-23.  2020. Codasip RISC-V Processors. https:\/\/codasip.com\/risc-v-processors\/. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_5_1","unstructured":"2020. CoreMark - An EEMBC Benchmark. https:\/\/www.eembc.org\/coremark\/. Accessed: 2020-11-23.  2020. CoreMark - An EEMBC Benchmark. https:\/\/www.eembc.org\/coremark\/. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_6_1","unstructured":"2020. Lizard Core. https:\/\/github.com\/cornell-brg\/lizard. Accessed: 2020-11-23.  2020. Lizard Core. https:\/\/github.com\/cornell-brg\/lizard. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_7_1","unstructured":"2020. mor1kx - an OpenRISC processor IP core. https:\/\/github.com\/openrisc\/mor1kx. Accessed: 2020-11-23.  2020. mor1kx - an OpenRISC processor IP core. https:\/\/github.com\/openrisc\/mor1kx. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_8_1","unstructured":"2020. PicoRV32 - A Size-Optimized RISC-V CPU. https:\/\/github.com\/cliffordwolf\/picorv32. Accessed: 2020-11-23.  2020. PicoRV32 - A Size-Optimized RISC-V CPU. https:\/\/github.com\/cliffordwolf\/picorv32. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_9_1","unstructured":"2020. PolarFire SoC. https:\/\/www.microsemi.com\/product-directory\/soc-fpgas\/5498-polarfire-soc-fpga. Accessed: 2020-11-23.  2020. PolarFire SoC. https:\/\/www.microsemi.com\/product-directory\/soc-fpgas\/5498-polarfire-soc-fpga. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_10_1","unstructured":"2020. RISC-V Cores and SoC Overview. https:\/\/github.com\/riscv\/riscv-cores-list. Accessed: 2020-11-23.  2020. RISC-V Cores and SoC Overview. https:\/\/github.com\/riscv\/riscv-cores-list. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_11_1","unstructured":"2020. SCR5 efficient application core (RV32 or RV64). https:\/\/syntacore.com\/page\/products\/processor-ip\/scr5. Accessed: 2020-11-23.  2020. SCR5 efficient application core (RV32 or RV64). https:\/\/syntacore.com\/page\/products\/processor-ip\/scr5. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_12_1","unstructured":"2020. SHAKTI. https:\/\/shakti.org.in\/tapeout.html. Accessed: 2020-11-23.  2020. SHAKTI. https:\/\/shakti.org.in\/tapeout.html. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_13_1","volume-title":"SPEC CPU 2017","year":"2017","unstructured":"2020. SPEC CPU 2017 . https:\/\/www.spec.org\/cpu 2017 \/. Accessed : 2020-11-23. 2020. SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017\/. Accessed: 2020-11-23."},{"key":"e_1_3_2_1_14_1","unstructured":"2020. SpinalHDL VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv Accessed: 2020-11-23.  2020. SpinalHDL VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv Accessed: 2020-11-23."},{"key":"e_1_3_2_1_15_1","unstructured":"2021. SHAKTT C-Class Read the Docs. https:\/\/c-class.readthedocs.io\/en\/latest\/benchmarking.html. Accessed: 2021-02-04.  2021. SHAKTT C-Class Read the Docs. https:\/\/c-class.readthedocs.io\/en\/latest\/benchmarking.html. Accessed: 2021-02-04."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.9790\/4200-0244346"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897782"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482096"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010735"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-52794-5_4"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.130"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.130"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994796"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2019.8760205"},{"key":"e_1_3_2_1_30_1","volume-title":"The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems","author":"Korinth Jens","unstructured":"Jens Korinth , Jaco Hofmann , Carsten Heinz , and Andreas Koch . 2019. The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems . In Applied Reconfigurable Computing, Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, and Pedro Diniz (Eds.). Springer International Publishing , Cham , 214--229. Jens Korinth, Jaco Hofmann, Carsten Heinz, and Andreas Koch. 2019. The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems. In Applied Reconfigurable Computing, Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, and Pedro Diniz (Eds.). Springer International Publishing, Cham, 214--229."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00028"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843032"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00016"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00010"},{"key":"e_1_3_2_1_35_1","unstructured":"Junya Miura Hiromu Miyazaki and Kenji Kise. 2020. A portable and Linux capable RISC-V computer system in Verilog HDL. arXiv:2002.03576 [cs.AR]  Junya Miura Hiromu Miyazaki and Kenji Kise. 2020. A portable and Linux capable RISC-V computer system in Verilog HDL. arXiv:2002.03576 [cs.AR]"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00052"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927482"},{"key":"e_1_3_2_1_38_1","volume-title":"RISC-V Market Analysis The New Kid on the Block (cc315-19 ed.)","author":"SEMICO Research Corporation 2019.","unstructured":"SEMICO Research Corporation 2019. RISC-V Market Analysis The New Kid on the Block (cc315-19 ed.) . SEMICO Research Corporation . SEMICO Research Corporation 2019. RISC-V Market Analysis The New Kid on the Block (cc315-19 ed.). SEMICO Research Corporation."},{"key":"e_1_3_2_1_39_1","unstructured":"SiFive Inc. 2019. SiFive U54 Manual (v19.08p0 ed.). SiFive Inc.  SiFive Inc. 2019. SiFive U54 Manual (v19.08p0 ed.). SiFive Inc."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"e_1_3_2_1_43_1","volume-title":"PG150 (v1.4 ed.)","author":"Xilinx Inc. 2019.","unstructured":"Xilinx Inc. 2019. UltraScale Architecture-Based FPGAs Memory IP , PG150 (v1.4 ed.) . Xilinx Inc . Xilinx Inc. 2019. UltraScale Architecture-Based FPGAs Memory IP, PG150 (v1.4 ed.). Xilinx Inc."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00015"},{"key":"e_1_3_2_1_46_1","volume-title":"Sonic-BOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Fourth Workshop on Computer Architecture Research with RISC-V (CARRV","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao , Abraham Gonzalez , Ben Korpan , and Krste Asanovic . 2020 . Sonic-BOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Fourth Workshop on Computer Architecture Research with RISC-V (CARRV 2020). Jerry Zhao, Abraham Gonzalez, Ben Korpan, and Krste Asanovic. 2020. Sonic-BOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Fourth Workshop on Computer Architecture Research with RISC-V (CARRV 2020)."}],"event":{"name":"CF '21: Computing Frontiers Conference","location":"Virtual Event Italy","acronym":"CF '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 18th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3457388.3458657","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3457388.3458657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:20Z","timestamp":1750191440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3457388.3458657"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,11]]},"references-count":42,"alternative-id":["10.1145\/3457388.3458657","10.1145\/3457388"],"URL":"https:\/\/doi.org\/10.1145\/3457388.3458657","relation":{},"subject":[],"published":{"date-parts":[[2021,5,11]]},"assertion":[{"value":"2021-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}