{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T09:18:30Z","timestamp":1758705510625,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":79,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1145\/3458336.3465274","type":"proceedings-article","created":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T02:03:56Z","timestamp":1622772236000},"page":"17-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["A case against (most) context switches"],"prefix":"10.1145","author":[{"given":"Jack Tigar","family":"Humphries","sequence":"first","affiliation":[{"name":"Stanford University"}]},{"given":"Kostis","family":"Kaffes","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"David","family":"Mazi\u00e8res","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University"}]}],"member":"320","published-online":{"date-parts":[[2021,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"About the rosetta translation environment. https:\/\/developer.apple.com\/documentation\/apple_silicon\/about_the_rosetta_translation_environment. Last accessed: 2021-02-01.  About the rosetta translation environment. https:\/\/developer.apple.com\/documentation\/apple_silicon\/about_the_rosetta_translation_environment. Last accessed: 2021-02-01."},{"key":"e_1_3_2_1_2_1","unstructured":"Aws nitro system. https:\/\/aws.amazon.com\/ec2\/nitro\/. Last accessed: 2020-11-29.  Aws nitro system. https:\/\/aws.amazon.com\/ec2\/nitro\/. Last accessed: 2020-11-29."},{"key":"e_1_3_2_1_3_1","unstructured":"Data plane development kit. https:\/\/www.dpdk.org. Last accessed: 2021-01-29.  Data plane development kit. https:\/\/www.dpdk.org. Last accessed: 2021-01-29."},{"key":"e_1_3_2_1_4_1","unstructured":"Driverkit | apple developer documentation. https:\/\/developer.apple.com\/documentation\/driverkit. Last accessed: 2021-01-29.  Driverkit | apple developer documentation. https:\/\/developer.apple.com\/documentation\/driverkit. Last accessed: 2021-01-29."},{"key":"e_1_3_2_1_5_1","unstructured":"\"fully HT-aware scheduler\" support 2.5.31-BK-curr. https:\/\/lwn.net\/Articles\/8553\/. Last accessed: 2021-01-18.  \"fully HT-aware scheduler\" support 2.5.31-BK-curr. https:\/\/lwn.net\/Articles\/8553\/. Last accessed: 2021-01-18."},{"key":"e_1_3_2_1_6_1","unstructured":"Kernel virtual machine. https:\/\/www.linux-kvm.org\/page\/Main_Page. Last accessed: 2021-01-31.  Kernel virtual machine. https:\/\/www.linux-kvm.org\/page\/Main_Page. Last accessed: 2021-01-31."},{"key":"e_1_3_2_1_7_1","unstructured":"libfuse. https:\/\/github.com\/libfuse\/libfuse. Last accessed: 2021-01-29.  libfuse. https:\/\/github.com\/libfuse\/libfuse. Last accessed: 2021-01-29."},{"key":"e_1_3_2_1_8_1","unstructured":"Monitor x86 instruction. https:\/\/www.felixcloutier.com\/x86\/monitor. Last accessed: 2021-02-01.  Monitor x86 instruction. https:\/\/www.felixcloutier.com\/x86\/monitor. Last accessed: 2021-02-01."},{"key":"e_1_3_2_1_9_1","unstructured":"Mwait x86 instruction. https:\/\/www.felixcloutier.com\/x86\/mwait. Last accessed: 2021-02-01.  Mwait x86 instruction. https:\/\/www.felixcloutier.com\/x86\/mwait. Last accessed: 2021-02-01."},{"key":"e_1_3_2_1_10_1","unstructured":"Qemu. https:\/\/www.qemu.org. Last accessed: 2021-05-11.  Qemu. https:\/\/www.qemu.org. Last accessed: 2021-05-11."},{"key":"e_1_3_2_1_11_1","unstructured":"Storage performance development kit. https:\/\/spdk.io. Last accessed: 2021-01-29.  Storage performance development kit. https:\/\/spdk.io. Last accessed: 2021-01-29."},{"key":"e_1_3_2_1_12_1","unstructured":"The scheduler and hyperthreading. https:\/\/lwn.net\/Articles\/8720\/. Last accessed: 2021-01-18.  The scheduler and hyperthreading. https:\/\/lwn.net\/Articles\/8720\/. Last accessed: 2021-01-18."},{"key":"e_1_3_2_1_13_1","unstructured":"A thorough introduction to ebpf. https:\/\/lwn.net\/Articles\/740157\/. Last accessed: 2020-12-10.  A thorough introduction to ebpf. https:\/\/lwn.net\/Articles\/740157\/. Last accessed: 2020-12-10."},{"key":"e_1_3_2_1_14_1","unstructured":"The userspace i\/o howto. https:\/\/www.kernel.org\/doc\/html\/v4.14\/driver-api\/uio-howto.html. Last accessed: 2021-01-29.  The userspace i\/o howto. https:\/\/www.kernel.org\/doc\/html\/v4.14\/driver-api\/uio-howto.html. Last accessed: 2021-01-29."},{"key":"e_1_3_2_1_15_1","unstructured":"What is istio? https:\/\/istio.io\/latest\/docs\/concepts\/what-is-istio. Last accessed: 2021-01-30.  What is istio? https:\/\/istio.io\/latest\/docs\/concepts\/what-is-istio. Last accessed: 2021-01-30."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168919.1168860"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/889587"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.216748"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3317697.3325119"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2342821.2342856"},{"key":"e_1_3_2_1_21_1","first-page":"788","volume-title":"2021 2021 IEEE Symposium on Security and Privacy (SP)","author":"Barthe G.","year":"2021","unstructured":"G. Barthe , S. Cauligi , B. Gregoire , A. Koutsos , K. Liao , T. Oliveira , S. Priya , T. Rezk , and P. Schwabe . High-assurance cryptography in the spectre era . In 2021 2021 IEEE Symposium on Security and Privacy (SP) , pages 788 -- 805 , Los Alamitos, CA, USA, may 2021 . IEEE Computer Society. G. Barthe, S. Cauligi, B. Gregoire, A. Koutsos, K. Liao, T. Oliveira, S. Priya, T. Rezk, and P. Schwabe. High-assurance cryptography in the spectre era. In 2021 2021 IEEE Symposium on Security and Privacy (SP), pages 788--805, Los Alamitos, CA, USA, may 2021. IEEE Computer Society."},{"key":"e_1_3_2_1_22_1","first-page":"1139","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Behrens Jonathan","year":"2020","unstructured":"Jonathan Behrens , Anton Cao , Cel Skeggs , Adam Belay , M. Frans Kaashoek , and Nickolai Zeldovich . Efficiently mitigating transient execution attacks using the unmapped speculation contract . In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) , pages 1139 -- 1154 . USENIX Association , November 2020 . Jonathan Behrens, Anton Cao, Cel Skeggs, Adam Belay, M. Frans Kaashoek, and Nickolai Zeldovich. Efficiently mitigating transient execution attacks using the unmapped speculation contract. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pages 1139--1154. USENIX Association, November 2020."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2387880.2387913"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2685048.2685053"},{"key":"e_1_3_2_1_25_1","first-page":"465","volume-title":"2020 USENIX Annual Technical Conference (USENIX ATC 20)","author":"Boucher Sol","year":"2020","unstructured":"Sol Boucher , Anuj Kalia , David G. Andersen , and Michael Kaminsky . Lightweight preemptible functions . In 2020 USENIX Annual Technical Conference (USENIX ATC 20) , pages 465 -- 477 . USENIX Association , July 2020 . Sol Boucher, Anuj Kalia, David G. Andersen, and Michael Kaminsky. Lightweight preemptible functions. In 2020 USENIX Annual Technical Conference (USENIX ATC 20), pages 465--477. USENIX Association, July 2020."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247387"},{"key":"e_1_3_2_1_27_1","volume-title":"Volta GPU: Programmability and Performance for GPU Computing. In Proceedings of the 2017 Hot Chips Technical Conference","author":"Choquette Jack","year":"2017","unstructured":"Jack Choquette . NVIDIA's Volta GPU: Programmability and Performance for GPU Computing. In Proceedings of the 2017 Hot Chips Technical Conference , 2017 . Jack Choquette. NVIDIA's Volta GPU: Programmability and Performance for GPU Computing. In Proceedings of the 2017 Hot Chips Technical Conference, 2017."},{"key":"e_1_3_2_1_28_1","volume-title":"https:\/\/www.computeexpresslink.org","author":"Link Compute Express","year":"2020","unstructured":"Compute Express Link Specification 2.0. https:\/\/www.computeexpresslink.org , 2020 . Compute Express Link Specification 2.0. https:\/\/www.computeexpresslink.org, 2020."},{"key":"e_1_3_2_1_29_1","volume-title":"https:\/\/software.intel.com\/sites\/default\/files\/341204-inteldata-streaming-accelerator-spec.pdf","author":"Intel","year":"2019","unstructured":"Intel data streaming accelerator preliminary architecture specification. https:\/\/software.intel.com\/sites\/default\/files\/341204-inteldata-streaming-accelerator-spec.pdf , 2019 . Intel data streaming accelerator preliminary architecture specification. https:\/\/software.intel.com\/sites\/default\/files\/341204-inteldata-streaming-accelerator-spec.pdf, 2019."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322218"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095791"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133572.1133597"},{"key":"e_1_3_2_1_33_1","first-page":"281","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Fried Joshua","year":"2020","unstructured":"Joshua Fried , Zhenyuan Ruan , Amy Ousterhout , and Adam Belay . Caladan : Mitigating Interference at Microsecond Timescales . In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) , pages 281 -- 297 . USENIX Association , November 2020 . Joshua Fried, Zhenyuan Ruan, Amy Ousterhout, and Adam Belay. Caladan: Mitigating Interference at Microsecond Timescales. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pages 281--297. USENIX Association, November 2020."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00011"},{"key":"e_1_3_2_1_35_1","volume-title":"Hardware-software contracts for secure speculation","author":"Guarnieri Marco","year":"2020","unstructured":"Marco Guarnieri , Boris K\u00f6pf , Jan Reineke , and Pepe Vila . Hardware-software contracts for secure speculation , 2020 . Marco Guarnieri, Boris K\u00f6pf, Jan Reineke, and Pepe Vila. Hardware-software contracts for secure speculation, 2020."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006711"},{"key":"e_1_3_2_1_38_1","volume-title":"Learning memory access patterns","author":"Hashemi Milad","year":"2018","unstructured":"Milad Hashemi , Kevin Swersky , Jamie A. Smith , Grant Ayers , Heiner Litz , Jichuan Chang , Christos Kozyrakis , and Parthasarathy Ranganathan . Learning memory access patterns , 2018 . Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, and Parthasarathy Ranganathan. Learning memory access patterns, 2018."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3365609.3365856"},{"key":"e_1_3_2_1_40_1","first-page":"127","volume-title":"17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20)","author":"Hwang Jaehyun","year":"2020","unstructured":"Jaehyun Hwang , Qizhe Cai , Ao Tang , and Rachit Agarwal . TCP ≈ RDMA : Cpu-efficient remote storage access with i10 . In 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20) , pages 127 -- 140 , Santa Clara, CA , February 2020 . USENIX Association. Jaehyun Hwang, Qizhe Cai, Ao Tang, and Rachit Agarwal. TCP ≈ RDMA: Cpu-efficient remote storage access with i10. In 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20), pages 127--140, Santa Clara, CA, February 2020. USENIX Association."},{"key":"e_1_3_2_1_41_1","volume-title":"The nanopu: Redesigning the cpu-network interface to minimize rpc tail latency","author":"Ibanez Stephen","year":"2020","unstructured":"Stephen Ibanez , Alex Mallery , Serhat Arslan , Theo Jepsen , Muhammad Shahbaz , Nick McKeown , and Changhoon Kim . The nanopu: Redesigning the cpu-network interface to minimize rpc tail latency , 2020 . Stephen Ibanez, Alex Mallery, Serhat Arslan, Theo Jepsen, Muhammad Shahbaz, Nick McKeown, and Changhoon Kim. The nanopu: Redesigning the cpu-network interface to minimize rpc tail latency, 2020."},{"volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, 11","year":"2020","key":"e_1_3_2_1_42_1","unstructured":"Intel. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, 11 2020 . Intel. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, 11 2020."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"},{"key":"e_1_3_2_1_44_1","first-page":"449","volume-title":"2020 USENIX Annual Technical Conference (USENIX ATC 20)","author":"Jia Weiwei","year":"2020","unstructured":"Weiwei Jia , Jianchen Shan , Tsz On Li , Xiaowei Shang , Heming Cui , and Xiaoning Ding . vSMT-IO : Improving I\/O Performance and Efficiency on SMT Processors in Virtualized Clouds . In 2020 USENIX Annual Technical Conference (USENIX ATC 20) , pages 449 -- 463 . USENIX Association , July 2020 . Weiwei Jia, Jianchen Shan, Tsz On Li, Xiaowei Shang, Heming Cui, and Xiaoning Ding. vSMT-IO: Improving I\/O Performance and Efficiency on SMT Processors in Virtualized Clouds. In 2020 USENIX Annual Technical Conference (USENIX ATC 20), pages 449--463. USENIX Association, July 2020."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323234.3323264"},{"key":"e_1_3_2_1_47_1","volume-title":"In Workshop on Memory Performance Issues","author":"Karkhanis Tejas","year":"2002","unstructured":"Tejas Karkhanis and J. E. Smith . A day in the life of a data cache miss . In In Workshop on Memory Performance Issues , 2002 . Tejas Karkhanis and J. E. Smith. A day in the life of a data cache miss. In In Workshop on Memory Performance Issues, 2002."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303985"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037732"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00033"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250683"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/2001555.2001556"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/3357062.3357081"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359657"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00037"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00074"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/3291168.3291210"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251516.1251519"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.5555\/3358807.3358831"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/2813767.2813789"},{"key":"e_1_3_2_1_62_1","first-page":"1481","volume-title":"29th USENIX Security Symposium (USENIX Security 20)","author":"Oleksenko Oleksii","year":"2020","unstructured":"Oleksii Oleksenko , Bohdan Trach , Mark Silberstein , and Christof Fetzer . Specfuzz : Bringing spectre-type vulnerabilities to the surface . In 29th USENIX Security Symposium (USENIX Security 20) , pages 1481 -- 1498 . USENIX Association , August 2020 . Oleksii Oleksenko, Bohdan Trach, Mark Silberstein, and Christof Fetzer. Specfuzz: Bringing spectre-type vulnerabilities to the surface. In 29th USENIX Security Symposium (USENIX Security 20), pages 1481--1498. USENIX Association, August 2020."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323234.3323265"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ANTHOLOGY.2013.6784865"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132780"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000073"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736055"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855840.1855845"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.5555\/1924943.1924946"},{"key":"e_1_3_2_1_70_1","volume-title":"A Novel Scheduling Framework Leveraging Hardware Cache Partitioning for Cache-Side-Channel Elimination in Clouds. CoRR, abs\/1708.09538","author":"Sprabery Read","year":"2017","unstructured":"Read Sprabery , Konstantin Evchenko , Abhilash Raj , Rakesh B. Bobba , Sibin Mohan , and Roy H. Campbell . A Novel Scheduling Framework Leveraging Hardware Cache Partitioning for Cache-Side-Channel Elimination in Clouds. CoRR, abs\/1708.09538 , 2017 . Read Sprabery, Konstantin Evchenko, Abhilash Raj, Rakesh B. Bobba, Sibin Mohan, and Roy H. Campbell. A Novel Scheduling Framework Leveraging Hardware Cache Partitioning for Cache-Side-Channel Elimination in Clouds. CoRR, abs\/1708.09538, 2017."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026959.3026989"},{"key":"e_1_3_2_1_72_1","volume-title":"Processors. In Proceedings of the 2019 Hot Chips Technical Conference","author":"Suggs David","year":"2019","unstructured":"David Suggs and Dan Bouvier . AMD Zen2 Processors. In Proceedings of the 2019 Hot Chips Technical Conference , 2019 . David Suggs and Dan Bouvier. AMD Zen2 Processors. In Proceedings of the 2019 Hot Chips Technical Conference, 2019."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00027"},{"key":"e_1_3_2_1_74_1","volume-title":"Processor for the Cognitive Era. In Proceedings of the 2016 Hot Chips Technical Conference","author":"Thompto Brian","year":"2016","unstructured":"Brian Thompto . POWER9 Processor for the Cognitive Era. In Proceedings of the 2016 Hot Chips Technical Conference , 2016 . Brian Thompto. POWER9 Processor for the Cognitive Era. In Proceedings of the 2016 Hot Chips Technical Conference, 2016."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/232974.232993"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224449"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190557"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251054.1251058"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3407947.3407964"},{"key":"e_1_3_2_1_80_1","first-page":"1225","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Zhu Hang","year":"2020","unstructured":"Hang Zhu , Kostis Kaffes , Zixu Chen , Zhenming Liu , Christos Kozyrakis , Ion Stoica , and Xin Jin . Racksched : A microsecond-scale scheduler for rack-scale computers . In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) , pages 1225 -- 1240 . USENIX Association , November 2020 . Hang Zhu, Kostis Kaffes, Zixu Chen, Zhenming Liu, Christos Kozyrakis, Ion Stoica, and Xin Jin. Racksched: A microsecond-scale scheduler for rack-scale computers. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pages 1225--1240. USENIX Association, November 2020."}],"event":{"name":"HotOS '21: Workshop on Hot Topics in Operating Systems","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Ann Arbor Michigan","acronym":"HotOS '21"},"container-title":["Proceedings of the Workshop on Hot Topics in Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458336.3465274","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458336.3465274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:19Z","timestamp":1750195699000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458336.3465274"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":79,"alternative-id":["10.1145\/3458336.3465274","10.1145\/3458336"],"URL":"https:\/\/doi.org\/10.1145\/3458336.3465274","relation":{},"subject":[],"published":{"date-parts":[[2021,6]]},"assertion":[{"value":"2021-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}