{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,11]],"date-time":"2026-01-11T10:06:51Z","timestamp":1768126011389,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100016682","name":"VMware","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016682","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2028832"],"award-info":[{"award-number":["2028832"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1145\/3458336.3465281","type":"proceedings-article","created":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T02:03:56Z","timestamp":1622772236000},"page":"152-158","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["We need kernel interposition over the network dataplane"],"prefix":"10.1145","author":[{"given":"Hugo","family":"Sadok","sequence":"first","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhipeng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valerie","family":"Choung","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nirav","family":"Atre","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel S.","family":"Berger","sequence":"additional","affiliation":[{"name":"Microsoft Research and University of Washington"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James C.","family":"Hoe","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aurojit","family":"Panda","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Justine","family":"Sherry","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Enabling Programmable Transport Protocols in High-Speed NICs. In NSDI '20","author":"Arashloo Mina Tahmasbi","year":"2020","unstructured":"Mina Tahmasbi Arashloo , Alexey Lavrov , Manya Ghobadi , Jennifer Rexford , David Walker , and David Wentzlaff . 2020 . Enabling Programmable Transport Protocols in High-Speed NICs. In NSDI '20 . 93--109. Mina Tahmasbi Arashloo, Alexey Lavrov, Manya Ghobadi, Jennifer Rexford, David Walker, and David Wentzlaff. 2020. Enabling Programmable Transport Protocols in High-Speed NICs. In NSDI '20. 93--109."},{"key":"e_1_3_2_1_2_1","unstructured":"Michael C. Bazarewsky. 2017. Why Are We Deprecating Network Performance Features (KB4014193)? https:\/\/techcommunity.microsoft.com\/t5\/core-infrastructure-and-security\/why-are-we-deprecating-network-performance-features-kb4014193\/ba-p\/259053.  Michael C. Bazarewsky. 2017. Why Are We Deprecating Network Performance Features (KB4014193)? https:\/\/techcommunity.microsoft.com\/t5\/core-infrastructure-and-security\/why-are-we-deprecating-network-performance-features-kb4014193\/ba-p\/259053."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2685048.2685053"},{"key":"e_1_3_2_1_4_1","volume-title":"OSDI '20","author":"Brunella Marco Spaziani","year":"2020","unstructured":"Marco Spaziani Brunella , Giacomo Belocchi , Marco Bonola , Salvatore Pontarelli , Giuseppe Siracusano , Giuseppe Bianchi , Aniello Cammarano , Alessandro Palumbo , Luca Petrucci , and Roberto Bifulco . 2020 . hXDP: Efficient Software Packet Processing on FPGA NICs . In OSDI '20 . 973--990. Marco Spaziani Brunella, Giacomo Belocchi, Marco Bonola, Salvatore Pontarelli, Giuseppe Siracusano, Giuseppe Bianchi, Aniello Cammarano, Alessandro Palumbo, Luca Petrucci, and Roberto Bifulco. 2020. hXDP: Efficient Software Packet Processing on FPGA NICs. In OSDI '20. 973--990."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2898442.2898444"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.17487\/RFC3234"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/323647.323645"},{"key":"e_1_3_2_1_8_1","unstructured":"Chelsio Communications. 2021. Terminator 5 ASIC. https:\/\/www.chelsio.com\/terminator-5-asic\/.  Chelsio Communications. 2021. Terminator 5 ASIC. https:\/\/www.chelsio.com\/terminator-5-asic\/."},{"key":"e_1_3_2_1_9_1","unstructured":"Jonathan Corbet. 2017. The future of DAX. https:\/\/lwn.net\/Articles\/717953\/.  Jonathan Corbet. 2017. The future of DAX. https:\/\/lwn.net\/Articles\/717953\/."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/75247.75248"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1921151.1921154"},{"key":"e_1_3_2_1_12_1","unstructured":"DPDK. 2021. Data Plane Development Kit. https:\/\/dpdk.org.  DPDK. 2021. Data Plane Development Kit. https:\/\/dpdk.org."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307441.3307446"},{"key":"e_1_3_2_1_15_1","unstructured":"Ted Hudek. 2017. Introduction to Receive Side Scaling. https:\/\/docs.microsoft.com\/en-us\/windows-hardware\/drivers\/network\/introduction-to-receive-side-scaling.  Ted Hudek. 2017. Introduction to Receive Side Scaling. https:\/\/docs.microsoft.com\/en-us\/windows-hardware\/drivers\/network\/introduction-to-receive-side-scaling."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3365609.3365856"},{"key":"e_1_3_2_1_17_1","unstructured":"Intel. 2019. Intel 82599 10 GbE Controller Datasheet.  Intel. 2019. Intel 82599 10 GbE Controller Datasheet."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel. 2021. Intel Ethernet Controller X710\/XXV710\/XL710 Datasheet.  Intel. 2021. Intel Ethernet Controller X710\/XXV710\/XL710 Datasheet."},{"key":"e_1_3_2_1_19_1","unstructured":"Intel. 2021. Intel Stratix 10 MX FPGA Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/products\/boards_and_kits\/dev-kits\/altera\/kit-s10-mx.html.  Intel. 2021. Intel Stratix 10 MX FPGA Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/products\/boards_and_kits\/dev-kits\/altera\/kit-s10-mx.html."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel. 2021. Intel Tofino. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/network-io\/programmable-ethernet-switch\/tofino-booktitle\/tofino.html.  Intel. 2021. Intel Tofino. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/network-io\/programmable-ethernet-switch\/tofino-booktitle\/tofino.html."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359631"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323234.3323264"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323234.3323236"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872367"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303985"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341302.3342093"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132770"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934897"},{"key":"e_1_3_2_1_30_1","volume-title":"PANIC: A High-Performance Programmable NIC for Multi-tenant Networks. In OSDI '20","author":"Lin Jiaxin","year":"2020","unstructured":"Jiaxin Lin , Kiran Patel , Brent E. Stephens , Anirudh Sivaraman , and Aditya Akella . 2020 . PANIC: A High-Performance Programmable NIC for Multi-tenant Networks. In OSDI '20 . 243--259. Jiaxin Lin, Kiran Patel, Brent E. Stephens, Anirudh Sivaraman, and Aditya Akella. 2020. PANIC: A High-Performance Programmable NIC for Multi-tenant Networks. In OSDI '20. 243--259."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3387514.3405868"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359657"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251054.1251059"},{"key":"e_1_3_2_1_34_1","volume-title":"AccelTCP: Accelerating Network Applications with Stateful TCP Offloading. In NSDI '20","author":"Moon YoungGyoun","year":"2020","unstructured":"YoungGyoun Moon , SeungEon Lee , Muhammad Asim Jamshed , and KyoungSoo Park . 2020 . AccelTCP: Accelerating Network Applications with Stateful TCP Offloading. In NSDI '20 . 77--92. YoungGyoun Moon, SeungEon Lee, Muhammad Asim Jamshed, and KyoungSoo Park. 2020. AccelTCP: Accelerating Network Applications with Stateful TCP Offloading. In NSDI '20. 77--92."},{"key":"e_1_3_2_1_35_1","unstructured":"Nvdia. [n.d.]. Nvidia Mellanox Innova-2 Flex Open Adapter Card.  Nvdia. [n.d.]. Nvidia Mellanox Innova-2 Flex Open Adapter Card."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323234.3323265"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026894"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2685048.2685050"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323234.3323278"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132780"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616448.2616492"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872040"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2829988.2787472"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.12"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3387514.3405897"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/1924943.1924946"},{"key":"e_1_3_2_1_47_1","unstructured":"SPDK. 2021. Storage Performance Development Kit. https:\/\/spdk.io.  SPDK. 2021. Storage Performance Development Kit. https:\/\/spdk.io."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378450"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3286062.3286068"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323234.3323238"},{"key":"e_1_3_2_1_51_1","volume-title":"Impact of FPGA Architecture on Area and Performance of CGRA Overlays. In FCCM '19","author":"Taras Ian","unstructured":"Ian Taras and Jason H. Anderson . 2019 . Impact of FPGA Architecture on Area and Performance of CGRA Overlays. In FCCM '19 . 87--95. Ian Taras and Jason H. Anderson. 2019. Impact of FPGA Architecture on Area and Performance of CGRA Overlays. In FCCM '19. 87--95."},{"key":"e_1_3_2_1_52_1","unstructured":"The Linux Foundation. 2016. TOE. https:\/\/wiki.linuxfoundation.org\/networking\/toe.  The Linux Foundation. 2016. TOE. https:\/\/wiki.linuxfoundation.org\/networking\/toe."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307441.3307466"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741964"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.5555\/3277355.3277369"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3317550.3321422"},{"key":"e_1_3_2_1_57_1","volume-title":"OSDI '20","author":"Zhao Zhipeng","year":"2020","unstructured":"Zhipeng Zhao , Hugo Sadok , Nirav Atre , James C. Hoe , Vyas Sekar , and Justine Sherry . 2020 . Achieving 100Gbps Intrusion Prevention on a Single Server . In OSDI '20 . 1083--1100. Zhipeng Zhao, Hugo Sadok, Nirav Atre, James C. Hoe, Vyas Sekar, and Justine Sherry. 2020. Achieving 100Gbps Intrusion Prevention on a Single Server. In OSDI '20. 1083--1100."}],"event":{"name":"HotOS '21: Workshop on Hot Topics in Operating Systems","location":"Ann Arbor Michigan","acronym":"HotOS '21","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the Workshop on Hot Topics in Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458336.3465281","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458336.3465281","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458336.3465281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:19Z","timestamp":1750195699000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458336.3465281"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":55,"alternative-id":["10.1145\/3458336.3465281","10.1145\/3458336"],"URL":"https:\/\/doi.org\/10.1145\/3458336.3465281","relation":{},"subject":[],"published":{"date-parts":[[2021,6]]},"assertion":[{"value":"2021-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}