{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T15:05:56Z","timestamp":1784214356651,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":63,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1145\/3458336.3465295","type":"proceedings-article","created":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T02:03:56Z","timestamp":1622772236000},"page":"88-95","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Stop! Hammer time"],"prefix":"10.1145","author":[{"given":"Kevin","family":"Loughlin","sequence":"first","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Saroiu","sequence":"additional","affiliation":[{"name":"Microsoft"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alec","family":"Wolman","sequence":"additional","affiliation":[{"name":"Microsoft"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD. 2020. AMD Secure Encrypted Virtualization (SEV). https:\/\/developer.amd.com\/sev\/.  AMD. 2020. AMD Secure Encrypted Virtualization (SEV). https:\/\/developer.amd.com\/sev\/."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM. 2018. CP15 c9 cache lockdown support. https:\/\/developer.arm.com\/documentation\/ddi0406\/cb\/Appendixes\/ARMv4-and-ARMv5--Differences\/System-Control-coprocessor-CP15-support\/CP15-c9-cache-lockdown-support.  ARM. 2018. CP15 c9 cache lockdown support. https:\/\/developer.arm.com\/documentation\/ddi0406\/cb\/Appendixes\/ARMv4-and-ARMv5--Differences\/System-Control-coprocessor-CP15-support\/CP15-c9-cache-lockdown-support."},{"key":"e_1_3_2_1_3_1","volume-title":"Instruction sets should be free: The case for RISC-V. EECS Department","author":"Asanovi\u0107 Krste","year":"2014","unstructured":"Krste Asanovi\u0107 and David A Patterson . 2014. Instruction sets should be free: The case for RISC-V. EECS Department , University of California , Berkeley, Tech . Rep. UCB\/EECS- 2014 -146 (2014). Krste Asanovi\u0107 and David A Patterson. 2014. Instruction sets should be free: The case for RISC-V. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2014-146 (2014)."},{"key":"e_1_3_2_1_4_1","volume-title":"Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin.","author":"Aweke Zelalem Birhanu","year":"2016","unstructured":"Zelalem Birhanu Aweke , Salessawi Ferede Yitbarek , Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin. 2016 . ANVIL : Software-Based Protection Against Next-Generation Rowhammer Attacks. In ASPLOS. Zelalem Birhanu Aweke, Salessawi Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin. 2016. ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks. In ASPLOS."},{"key":"e_1_3_2_1_5_1","unstructured":"Kuljit Bains John Halbert Christopher Mozak Theodore Schoenborn and Zvika Greenfield. 2015. Row hammer refresh command. US Patent 9 117 544.  Kuljit Bains John Halbert Christopher Mozak Theodore Schoenborn and Zvika Greenfield. 2015. Row hammer refresh command. US Patent 9 117 544."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329827"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241200"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"A. Chakraborty M. Alam and D. Mukhopadhyay. 2019. Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips. In ATS.  A. Chakraborty M. Alam and D. Mukhopadhyay. 2019. Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips. In ATS.","DOI":"10.1109\/ATS47505.2019.00016"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Lucian Cojocar Jeremie Kim Minesh Patel Lillian Tsai Stefan Saroiu Alec Wolman and Onur Mutlu. 2020. Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers. In S & P.  Lucian Cojocar Jeremie Kim Minesh Patel Lillian Tsai Stefan Saroiu Alec Wolman and Onur Mutlu. 2020. Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers. In S & P.","DOI":"10.1109\/SP40000.2020.00085"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Lucian Cojocar Kaveh Razavi Cristiano Giuffrida and Herbert Bos. 2019. Exploiting correcting codes: On the effectiveness of ECC memory against Rowhammer attacks. In S & P.  Lucian Cojocar Kaveh Razavi Cristiano Giuffrida and Herbert Bos. 2019. Exploiting correcting codes: On the effectiveness of ECC memory against Rowhammer attacks. In S & P.","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_2_1_13_1","unstructured":"Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. IACR Cryptol. ePrint Arch. (2016).  Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. IACR Cryptol. ePrint Arch. (2016)."},{"key":"e_1_3_2_1_14_1","volume-title":"SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript. In USENIX Security.","author":"de Ridder Finn","year":"2021","unstructured":"Finn de Ridder , Pietro Frigo , Emanuele Vannacci , Herbert Bos , Cristiano Giuffrida , and Kaveh Razavi . 2021 . SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript. In USENIX Security. Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2021. SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript. In USENIX Security."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Pietro Frigo Emanuele Vannacci Hasan Hassan Victor van der Veen Onur Mutlu Cristiano Giuffrida Herbert Bos and Kaveh Razavi. 2020. TRRespass: Exploiting the Many Sides of Target Row Refresh. In S & P.  Pietro Frigo Emanuele Vannacci Hasan Hassan Victor van der Veen Onur Mutlu Cristiano Giuffrida Herbert Bos and Kaveh Razavi. 2020. TRRespass: Exploiting the Many Sides of Target Row Refresh. In S & P.","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_2_1_16_1","volume-title":"Armor: A run-time memory hot-row detector.","author":"Ghasempour Mohsen","year":"2015","unstructured":"Mohsen Ghasempour , Mikel Lujan , and Jim Garside . 2015 . Armor: A run-time memory hot-row detector. Mohsen Ghasempour, Mikel Lujan, and Jim Garside. 2015. Armor: A run-time memory hot-row detector."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Hector Gomez Andres Amaya and Elkim Roa. 2016. DRAM row-hammer attack reduction using dummy cells. In NORCAS.  Hector Gomez Andres Amaya and Elkim Roa. 2016. DRAM row-hammer attack reduction using dummy cells. In NORCAS.","DOI":"10.1109\/NORCHIP.2016.7792886"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241273"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Moritz Lipp Michael Schwarz Daniel Genkin Jonas Juffinger Sioli O'Connell Wolfgang Schoechl and Yuval Yarom. 2018. Another flip in the wall of Rowhammer defenses. In S & P.  Daniel Gruss Moritz Lipp Michael Schwarz Daniel Genkin Jonas Juffinger Sioli O'Connell Wolfgang Schoechl and Yuval Yarom. 2018. Another flip in the wall of Rowhammer defenses. In S & P.","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"e_1_3_2_1_22_1","unstructured":"Intel. 2014. Intel Xeon Processor E5 v2 and E7 v2 Product Families Uncore Performance Monitoring Unit Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/xeon-e5-2600-v2-uncore-manual.pdf.  Intel. 2014. Intel Xeon Processor E5 v2 and E7 v2 Product Families Uncore Performance Monitoring Unit Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/xeon-e5-2600-v2-uncore-manual.pdf."},{"key":"e_1_3_2_1_23_1","unstructured":"Intel. 2017. Intel 64 and IA32 Architectures Performance Monitoring Events. https:\/\/software.intel.com\/sites\/default\/files\/managed\/8b\/6e\/335279_performance_monitoring_events_guide.pdf.  Intel. 2017. Intel 64 and IA32 Architectures Performance Monitoring Events. https:\/\/software.intel.com\/sites\/default\/files\/managed\/8b\/6e\/335279_performance_monitoring_events_guide.pdf."},{"key":"e_1_3_2_1_24_1","unstructured":"Intel. 2019. Intel Server Board S2600 Family BIOS Setup User Guide. https:\/\/www.intel.com\/content\/dam\/support\/us\/en\/documents\/server-products\/Intel_Xeon_Processor_Scalable_Family_BIOS_User_Guide.pdf.  Intel. 2019. Intel Server Board S2600 Family BIOS Setup User Guide. https:\/\/www.intel.com\/content\/dam\/support\/us\/en\/documents\/server-products\/Intel_Xeon_Processor_Scalable_Family_BIOS_User_Guide.pdf."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel. 2020. Intel Trust Domain Extensions (Intel TDX). https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/intel-trust-domain-extensions.html.  Intel. 2020. Intel Trust Domain Extensions (Intel TDX). https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/intel-trust-domain-extensions.html."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3176258.3176316"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329811"},{"key":"e_1_3_2_1_29_1","volume-title":"Architectural support for mitigating row hammering in DRAM memories. CAL","author":"Kim Dae-Hyun","year":"2014","unstructured":"Dae-Hyun Kim , Prashant J Nair , and Moinuddin K Qureshi . 2014. Architectural support for mitigating row hammering in DRAM memories. CAL ( 2014 ). Dae-Hyun Kim, Prashant J Nair, and Moinuddin K Qureshi. 2014. Architectural support for mitigating row hammering in DRAM memories. CAL (2014)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"M. Kim J. Choi H. Kim and H. Lee. 2019. An Effective DRAM Address Remapping for Mitigating Rowhammer Errors. IEEE Trans. Comput. (2019).  M. Kim J. Choi H. Kim and H. Lee. 2019. An Effective DRAM Address Remapping for Mitigating Rowhammer Errors. IEEE Trans. Comput. (2019).","DOI":"10.1109\/TC.2019.2907248"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/3291168.3291220"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Andrew Kwong Daniel Genkin Daniel Gruss and Yuval Yarom. 2020. RAMBleed: Reading bits in memory without accessing them. In S & P.  Andrew Kwong Daniel Genkin Daniel Gruss and Yuval Yarom. 2020. RAMBleed: Reading bits in memory without accessing them. In S & P.","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_2_1_36_1","unstructured":"Chang Joo Lee Veynu Narasiman Onur Mutlu and Yale N Patt. 2009. Improving memory bank-level parallelism in the presence of prefetching. In MICRO.  Chang Joo Lee Veynu Narasiman Onur Mutlu and Yale N Patt. 2009. Improving memory bank-level parallelism in the presence of prefetching. In MICRO."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_2_1_38_1","unstructured":"Jung-Bae Lee. 2014. Green Memory Solution. In Samsung Electronics Investor's Forum.  Jung-Bae Lee. 2014. Green Memory Solution. In Samsung Electronics Investor's Forum."},{"key":"e_1_3_2_1_39_1","volume":"201","author":"Li C.","unstructured":"C. Li and J. Gaudiot. 201 9. Detecting Malicious Attacks Exploiting Hardware Vulnerabilities Using Performance Counters. In COMPSAC. C. Li and J. Gaudiot. 2019. Detecting Malicious Attacks Exploiting Hardware Vulnerabilities Using Performance Counters. In COMPSAC.","journal-title":"J. Gaudiot."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW51379.2020.00102"},{"key":"e_1_3_2_1_41_1","volume-title":"Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al.","author":"Lowe-Power Jason","year":"2020","unstructured":"Jason Lowe-Power , Abdul Mutaal Ahmad , Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al. 2020 . The gem5 simulator: Version 20.0+. arXiv preprint arXiv:2007.03152 (2020). Jason Lowe-Power, Abdul Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al. 2020. The gem5 simulator: Version 20.0+. arXiv preprint arXiv:2007.03152 (2020)."},{"key":"e_1_3_2_1_42_1","unstructured":"Micron. 2014. DDR4 SDRAM EDY4016A - 256Mb x 16. https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/4gb_ddr4_dram_2e0d.pdf.  Micron. 2014. DDR4 SDRAM EDY4016A - 256Mb x 16. https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/4gb_ddr4_dram_2e0d.pdf."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130643"},{"key":"e_1_3_2_1_44_1","volume-title":"Jung Ho Ahn, and Jae W Lee.","author":"Park Yeonhong","year":"2020","unstructured":"Yeonhong Park , Woosuk Kwon , Eojin Lee , Tae Jun Ham , Jung Ho Ahn, and Jae W Lee. 2020 . Graphene : Strong yet Lightweight Row Hammer Protection. In MICRO. Yeonhong Park, Woosuk Kwon, Eojin Lee, Tae Jun Ham, Jung Ho Ahn, and Jae W Lee. 2020. Graphene: Strong yet Lightweight Row Hammer Protection. In MICRO."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Rui Qiao and Mark Seaborn. 2016. A new approach for Rowhammer attacks. In HOST.  Rui Qiao and Mark Seaborn. 2016. A new approach for Rowhammer attacks. In HOST.","DOI":"10.1109\/HST.2016.7495576"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241096"},{"key":"e_1_3_2_1_47_1","volume-title":"Exploiting the DRAM Rowhammer bug to gain kernel privileges. Black Hat","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien . 2015. Exploiting the DRAM Rowhammer bug to gain kernel privileges. Black Hat ( 2015 ). See also http:\/\/googleprojectzero.blogspot.co\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html. Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM Rowhammer bug to gain kernel privileges. Black Hat (2015). See also http:\/\/googleprojectzero.blogspot.co\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195708"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"Andrei Tatar Cristiano Giuffrida Herbert Bos and Kaveh Razavi. 2018. Defeating software mitigations against Rowhammer: a surgical precision hammer. In RAID.  Andrei Tatar Cristiano Giuffrida Herbert Bos and Kaveh Razavi. 2018. Defeating software mitigations against Rowhammer: a surgical precision hammer. In RAID.","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_2_1_52_1","volume-title":"Giovanni Vigna, Christopher Kruegel, Herbert Bos, and Kaveh Razavi.","author":"van der Veen Victor","year":"2018","unstructured":"Victor van der Veen , Martina Lindorfer , Yanick Fratantonio , Harikrishnan Padmanabha Pillai , Giovanni Vigna, Christopher Kruegel, Herbert Bos, and Kaveh Razavi. 2018 . GuardION: Practical mitigation of DMA-based Rowhammer attacks on ARM. In DIMVA. Victor van der Veen, Martina Lindorfer, Yanick Fratantonio, Harikrishnan Padmanabha Pillai, Giovanni Vigna, Christopher Kruegel, Herbert Bos, and Kaveh Razavi. 2018. GuardION: Practical mitigation of DMA-based Rowhammer attacks on ARM. In DIMVA."},{"key":"e_1_3_2_1_53_1","volume-title":"Detect DRAM disturbance error by using disturbance bin counters. CAL","author":"Wang Yicheng","year":"2019","unstructured":"Yicheng Wang , Yang Liu , Peiyun Wu , and Zhao Zhang . 2019. Detect DRAM disturbance error by using disturbance bin counters. CAL ( 2019 ). Yicheng Wang, Yang Liu, Peiyun Wu, and Zhao Zhang. 2019. Detect DRAM disturbance error by using disturbance bin counters. CAL (2019)."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Yicheng Wang Yang Liu Peiyun Wu and Zhao Zhang. 2019. Reinforce Memory Error Protection by Breaking DRAM Disturbance Correlation Within ECC Words. In ICCD.  Yicheng Wang Yang Liu Peiyun Wu and Zhao Zhang. 2019. Reinforce Memory Error Protection by Breaking DRAM Disturbance Correlation Within ECC Words. In ICCD.","DOI":"10.1109\/ICCD46524.2019.00097"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"e_1_3_2_1_56_1","volume-title":"JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms. arXiv preprint arXiv:1912.11523","author":"Weissman Zane","year":"2019","unstructured":"Zane Weissman , Thore Tiemann , Daniel Moghimi , Evan Custodio , Thomas Eisenbarth , and Berk Sunar . 2019. JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms. arXiv preprint arXiv:1912.11523 ( 2019 ). Zane Weissman, Thore Tiemann, Daniel Moghimi, Evan Custodio, Thomas Eisenbarth, and Berk Sunar. 2019. JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms. arXiv preprint arXiv:1912.11523 (2019)."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304039"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241097"},{"key":"e_1_3_2_1_59_1","volume-title":"HPCA","author":"Ya\u011flik\u00e7i A. Giray","year":"2021","unstructured":"A. Giray Ya\u011flik\u00e7i , Minesh Patel , Jeremie S. Kim , Roknoddin Azizi , Ataberk Olgun , Lois Orosa , Hasan Hassan , Jisung Park , Konstantinos Kanellopoulos , Taha Shahroodi , Saugata Ghose , and Onur Mutlu . 2021 . BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows . In HPCA 2021. A. Giray Ya\u011flik\u00e7i, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu. 2021. BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows. In HPCA 2021."},{"key":"e_1_3_2_1_60_1","unstructured":"Jung Min You and Joon-Sung Yang. 2019. MRLoc: Mitigating Row-hammering based on memory Locality. In DAC.  Jung Min You and Joon-Sung Yang. 2019. MRLoc: Mitigating Row-hammering based on memory Locality. In DAC."},{"key":"e_1_3_2_1_61_1","volume-title":"PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In RTAS.","author":"Yun H.","year":"2014","unstructured":"H. Yun , R. Mancuso , Z. P. Wu , and R. Pellizzoni . 2014 . PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In RTAS. H. Yun, R. Mancuso, Z. P. Wu, and R. Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In RTAS."},{"key":"e_1_3_2_1_62_1","volume-title":"SoftTRR: Protect Page Tables Against RowHammer Attacks using Software-only Target Row Refresh. arXiv preprint arXiv:2102.10269","author":"Zhang Zhi","year":"2021","unstructured":"Zhi Zhang , Yueqiang Cheng , Minghua Wang , Wei He , Wenhao Wang , Nepal Surya , Yansong Gao , Kang Li , Zhe Wang , and Chenggang Wu. 2021. SoftTRR: Protect Page Tables Against RowHammer Attacks using Software-only Target Row Refresh. arXiv preprint arXiv:2102.10269 ( 2021 ). Zhi Zhang, Yueqiang Cheng, Minghua Wang, Wei He, Wenhao Wang, Nepal Surya, Yansong Gao, Kang Li, Zhe Wang, and Chenggang Wu. 2021. SoftTRR: Protect Page Tables Against RowHammer Attacks using Software-only Target Row Refresh. arXiv preprint arXiv:2102.10269 (2021)."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"}],"event":{"name":"HotOS '21: Workshop on Hot Topics in Operating Systems","location":"Ann Arbor Michigan","acronym":"HotOS '21","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the Workshop on Hot Topics in Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458336.3465295","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458336.3465295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:19Z","timestamp":1750195699000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458336.3465295"}},"subtitle":["rethinking our approach to rowhammer mitigations"],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":63,"alternative-id":["10.1145\/3458336.3465295","10.1145\/3458336"],"URL":"https:\/\/doi.org\/10.1145\/3458336.3465295","relation":{},"subject":[],"published":{"date-parts":[[2021,6]]},"assertion":[{"value":"2021-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}