{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:46:50Z","timestamp":1750308410154,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1145\/3458744.3473348","type":"proceedings-article","created":{"date-parts":[[2021,9,23]],"date-time":"2021-09-23T16:38:30Z","timestamp":1632415110000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Hyperchaining Optimizations for an LLVM-Based Binary Translator on x86-64 and RISC-V Platforms"],"prefix":"10.1145","author":[{"given":"Jyun-Kai","family":"Lai","sequence":"first","affiliation":[{"name":"National Yang Ming Chiao Tung University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wuu","family":"Yang","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,9,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Game Hacking: Developing Autonomous Bots for Online Games","author":"Cano Nick","year":"2016","unstructured":"Nick Cano . 2016 . Game Hacking: Developing Autonomous Bots for Online Games . No Starch Press. Nick Cano. 2016. Game Hacking: Developing Autonomous Bots for Online Games. No Starch Press."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555729.2555748"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996458"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2866573"},{"key":"e_1_3_2_1_5_1","volume-title":"Retrieved","author":"Foundation RISC-V","year":"2020","unstructured":"RISC-V Foundation . 2020 . RISC-V Foundation - RISC-V Foundation . Retrieved March 17, 2020 from https:\/\/riscv.org\/risc-v-foundation\/ RISC-V Foundation. 2020. RISC-V Foundation - RISC-V Foundation. Retrieved March 17, 2020 from https:\/\/riscv.org\/risc-v-foundation\/"},{"key":"e_1_3_2_1_6_1","unstructured":"Milind Girkar Jan Hubi\u010dka Andreas Jaeger Mark\u00a0Mitchell H.J.\u00a0Lu Michael\u00a0Matz (Ed.). January 2018. System V Application Binary Interface AMD64 Architecture Processor Supplement (With LP64 and ILP32 Programming Models) Version 1.0.  Milind Girkar Jan Hubi\u010dka Andreas Jaeger Mark\u00a0Mitchell H.J.\u00a0Lu Michael\u00a0Matz (Ed.). January 2018. System V Application Binary Interface AMD64 Architecture Processor Supplement (With LP64 and ILP32 Programming Models) Version 1.0."},{"key":"e_1_3_2_1_7_1","unstructured":"Intel. 2019. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual. Vol.\u00a01 2A 2B 2C 2D 3A 3B 3C 3D 4. Intel.  Intel. 2019. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual. Vol.\u00a01 2A 2B 2C 2D 3A 3B 3C 3D 4. Intel."},{"key":"e_1_3_2_1_8_1","volume-title":"Retrieved","author":"LLVM.","year":"2019","unstructured":"LLVM. 2019 . LLVM Language Reference Manual-LLVM 9 documentation . Retrieved March 19, 2020 from https:\/\/releases.llvm.org\/9.0.0\/docs\/LangRef.html LLVM. 2019. LLVM Language Reference Manual-LLVM 9 documentation. Retrieved March 19, 2020 from https:\/\/releases.llvm.org\/9.0.0\/docs\/LangRef.html"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380419"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629335"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2012.6356589"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3339186.3339192"}],"event":{"name":"ICPP 2021: 50th International Conference on Parallel Processing","acronym":"ICPP 2021","location":"Lemont IL USA"},"container-title":["50th International Conference on Parallel Processing Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458744.3473348","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458744.3473348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:06Z","timestamp":1750268946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458744.3473348"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":12,"alternative-id":["10.1145\/3458744.3473348","10.1145\/3458744"],"URL":"https:\/\/doi.org\/10.1145\/3458744.3473348","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]},"assertion":[{"value":"2021-09-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}