{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T17:32:39Z","timestamp":1778175159018,"version":"3.51.4"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2021,8,12]],"date-time":"2021-08-12T00:00:00Z","timestamp":1628726400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2021,9,30]]},"abstract":"<jats:p>In the current work, we study the process variability of logic, interconnect, and arithmetic\/DSP resources in commercial 16-nm FPGAs. We create multiple, soft-macro sensors for each distinct resource under evaluation, and we deploy them across the FPGA fabric to measure intra-die variation, as well as across multiple FPGAs to measure inter-die variation. The derived results are used to create device-signature variability maps characterizing the distribution of variability across the die. Our study includes decoupling of variability to systematic and stochastic parts, exploration of variability under various voltage and temperature conditions and correlation analysis between the variability maps of the different resources. Furthermore, we scrutinize the impact of variability on the performance of actual test circuits and correlate the retrieved results with the sensor-based maps. Our experimental results on four Zynq XCZU7EV FPGAs showed significant intra- and inter-die variability, up to 7.8% and 8.9%, respectively, with a small increase under certain operating conditions. The correlation analysis demonstrated a strong correlation between the logic and arithmetic resources, whereas the interconnects showed a slightly weaker correlation in specific devices. Finally, a relatively moderate correlation was calculated between the variability maps and performance of test circuits due their dissimilar operating behavior versus our sensors.<\/jats:p>","DOI":"10.1145\/3458843","type":"journal-article","created":{"date-parts":[[2021,8,12]],"date-time":"2021-08-12T14:51:22Z","timestamp":1628779882000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks of 16-nm FinFET FPGAs"],"prefix":"10.1145","volume":"14","author":[{"given":"Endri","family":"Taka","sequence":"first","affiliation":[{"name":"National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Maragos","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Lentaris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,8,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00020"},{"key":"e_1_2_1_2_1","unstructured":"Syed Alam and Greg Douglass. 2017. Moore...or Less? Retrieved from https:\/\/www.accenture.com\/t20180511T035547Z__w__\/us-en\/_acnmedia\/PDF-61\/Accenture-Moore-Less-POV.pdf.  Syed Alam and Greg Douglass. 2017. Moore...or Less? Retrieved from https:\/\/www.accenture.com\/t20180511T035547Z__w__\/us-en\/_acnmedia\/PDF-61\/Accenture-Moore-Less-POV.pdf."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902166"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167712"},{"key":"e_1_2_1_5_1","volume-title":"Architecture and CAD for Deep-submicron FPGAs","author":"Betz Vaughn","unstructured":"Vaughn Betz , Jonathan Rose , and Alexander Marquardt . 2012. Architecture and CAD for Deep-submicron FPGAs . Vol. 497 . Springer Science & Business Media . Vaughn Betz, Jonathan Rose, and Alexander Marquardt. 2012. Architecture and CAD for Deep-submicron FPGAs. Vol. 497. Springer Science & Business Media."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 12th Annual IEEE International ASIC\/SOC Conference. IEEE, 267\u2013271","author":"Bowman K. A.","unstructured":"K. A. Bowman , Xinghai Tang , J. C. Eble , and J. D. Meindl . 1999. Impact of extrinsic and intrinsic parameter variations on CMOS system on a chip performance . In Proceedings of the 12th Annual IEEE International ASIC\/SOC Conference. IEEE, 267\u2013271 . K. A. Bowman, Xinghai Tang, J. C. Eble, and J. D. Meindl. 1999. Impact of extrinsic and intrinsic parameter variations on CMOS system on a chip performance. In Proceedings of the 12th Annual IEEE International ASIC\/SOC Conference. IEEE, 267\u2013271."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871361"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009954"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the Symposium on VLSI Technology. Digest of Technical Papers. IEEE, 38\u201339","author":"Chiang Ting-Yen","unstructured":"Ting-Yen Chiang , B. Shieh , and K. C. Saraswat . 2002. Impact of Joule heating on scaling of deep sub-micron Cu\/low-k interconnects . In Proceedings of the Symposium on VLSI Technology. Digest of Technical Papers. IEEE, 38\u201339 . Ting-Yen Chiang, B. Shieh, and K. C. Saraswat. 2002. Impact of Joule heating on scaling of deep sub-micron Cu\/low-k interconnects. In Proceedings of the Symposium on VLSI Technology. Digest of Technical Papers. IEEE, 38\u201339."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840765"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Symposium on VLSI Circuits. IEEE, 169\u2013170","author":"Frank D. J.","year":"1999","unstructured":"D. J. Frank , Y. Taur , M. Ieong , and H.-S. P. Wong . 1999 . Monte Carlo modeling of threshold variation due to dopant fluctuations . In Proceedings of the Symposium on VLSI Circuits. IEEE, 169\u2013170 . D. J. Frank, Y. Taur, M. Ieong, and H.-S. P. Wong. 1999. Monte Carlo modeling of threshold variation due to dopant fluctuations. In Proceedings of the Symposium on VLSI Circuits. IEEE, 169\u2013170."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201916)","author":"Gnad Dennis R. E.","unstructured":"Dennis R. E. Gnad , Fabian Oboril , Saman Kiamehr , and Mehdi B. Tahoori . 2016. Analysis of transient voltage fluctuations in FPGAs . In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201916) . IEEE. Dennis R. E. Gnad, Fabian Oboril, Saman Kiamehr, and Mehdi B. Tahoori. 2016. Analysis of transient voltage fluctuations in FPGAs. In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201916). IEEE."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718362"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201912)","author":"Guan Zhenyu","unstructured":"Zhenyu Guan , Justin S. J. Wong , Sumanta Chaudhuri , George Constantinides , and Peter Y. K. Cheung . 2012. A two-stage variation-aware placement method for FPGAs exploiting variation maps classification . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201912) . IEEE, 519\u2013522. Zhenyu Guan, Justin S. J. Wong, Sumanta Chaudhuri, George Constantinides, and Peter Y. K. Cheung. 2012. A two-stage variation-aware placement method for FPGAs exploiting variation maps classification. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201912). IEEE, 519\u2013522."},{"key":"e_1_2_1_17_1","unstructured":"ITRS. 2011. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs2.net\/2011-itrs.html.  ITRS. 2011. International Technology Roadmap for Semiconductors. Retrieved from http:\/\/www.itrs2.net\/2011-itrs.html."},{"key":"e_1_2_1_18_1","unstructured":"ITRS. 2015. International technology roadmap for semiconductors. Retrieved from http:\/\/www.itrs2.net\/itrs-reports.html.  ITRS. 2015. International technology roadmap for semiconductors. Retrieved from http:\/\/www.itrs2.net\/itrs-reports.html."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310072"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/517902"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882218"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164970"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2885713"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601924"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.07.128"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699248"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2898833"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194569"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00016"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337370"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2871167"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022217"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035343"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2166"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the International Conference on Field Programmable Technology (FPT\u201906)","author":"Sedcole Pete","unstructured":"Pete Sedcole and Peter Y. K. Cheung . 2006. Within-die delay variability in 90nm FPGAs and beyond . In Proceedings of the International Conference on Field Programmable Technology (FPT\u201906) . IEEE, 97\u2013104. Pete Sedcole and Peter Y. K. Cheung. 2006. Within-die delay variability in 90nm FPGAs and beyond. In Proceedings of the International Conference on Field Programmable Technology (FPT\u201906). IEEE, 97\u2013104."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.48"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882503"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770808"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/1841628"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/2462625"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"e_1_2_1_46_1","unstructured":"Xilinx. 2017. FIFO Generator v13.1. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/fifo_generator\/v13_1\/pg057-fifo-generator.pdf.  Xilinx. 2017. FIFO Generator v13.1. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/fifo_generator\/v13_1\/pg057-fifo-generator.pdf."},{"key":"e_1_2_1_47_1","unstructured":"Xilinx. 2019. UltraScale Architecture Clocking Resources. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf.  Xilinx. 2019. UltraScale Architecture Clocking Resources. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf."},{"key":"e_1_2_1_48_1","unstructured":"Xilinx. 2019. UltraScale Architecture DSP Slice. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug579-ultrascale-dsp.pdf.  Xilinx. 2019. UltraScale Architecture DSP Slice. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug579-ultrascale-dsp.pdf."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681770"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133353"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458843","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:12:22Z","timestamp":1750191142000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458843"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,12]]},"references-count":51,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,9,30]]}},"alternative-id":["10.1145\/3458843"],"URL":"https:\/\/doi.org\/10.1145\/3458843","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8,12]]},"assertion":[{"value":"2020-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-08-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}