{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:57:14Z","timestamp":1771520234054,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,10,17]],"date-time":"2020-10-17T00:00:00Z","timestamp":1602892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001858","name":"Vinnova","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001858","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Swedish Research Council","award":["2018-04482"],"award-info":[{"award-number":["2018-04482"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,10,17]]},"DOI":"10.1145\/3458903.3458908","type":"proceedings-article","created":{"date-parts":[[2021,10,23]],"date-time":"2021-10-23T16:06:02Z","timestamp":1635005162000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["FPGA Bitstream Modification with Interconnect in Mind"],"prefix":"10.1145","author":[{"given":"Michail","family":"Moraitis","sequence":"first","affiliation":[{"name":"KTH Royal Institute of Technology, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena","family":"Dubrova","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,10,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"DANA Universal Dataflow Analysis for Gate-Level Netlist Reverse Engineering. IACR Transactions on Cryptographic Hardware and Embedded Systems","author":"Albartus Nils","year":"2020"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214379"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339165"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247460"},{"key":"e_1_3_2_1_5_1","unstructured":"Digilent. . Basys 3 Artix-7 FPGA Trainer Board. store.digilentinc.com\/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users\/.  Digilent. . Basys 3 Artix-7 FPGA Trainer Board. store.digilentinc.com\/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users\/."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.12.003"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/3489212.3489314"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288742"},{"key":"e_1_3_2_1_9_1","unstructured":"ETSI\/SAGE. 2009. Specification of the 3GPP Confidentiality and Integrity Algorithms UEA2 & UIA2. Document 2: SNOW 3G Specification. http:\/\/cryptome.org\/uea2-uia2\/uea2-uia2.htm.  ETSI\/SAGE. 2009. Specification of the 3GPP Confidentiality and Integrity Algorithms UEA2 & UIA2. Document 2: SNOW 3G Specification. http:\/\/cryptome.org\/uea2-uia2\/uea2-uia2.htm."},{"key":"e_1_3_2_1_10_1","first-page":"2","article-title":"Stealthy Opaque Predicates in Hardware - Obfuscating Constant Expressions at Negligible Overhead","volume":"2018","author":"Hoffmann Max","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350950"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857187"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2406791"},{"key":"e_1_3_2_1_14_1","volume-title":"Key extraction using thermal laser stimulation. IACR Transactions on Cryptographic Hardware and Embedded Systems","author":"Lohrke Heiko","year":"2018"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43283-0_5"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/3408352.3408642"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344082"},{"key":"e_1_3_2_1_20_1","volume-title":"Bitstream Modification of Trivium. In 2020 IEEE 38th International Conference on Computer Design (ICCD).","author":"Ngo Kalle","year":"2020"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"key":"e_1_3_2_1_22_1","unstructured":"Matthew\u00a0JB Robshaw. 1995. Stream ciphers. RSA Labratories 25(1995).  Matthew\u00a0JB Robshaw. 1995. Stream ciphers. RSA Labratories 25(1995)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762385"},{"key":"e_1_3_2_1_24_1","article-title":"Implementation of opaque predicates for FPGA designs hardware obfuscation","volume":"12","author":"Sergeichikand Vladimir","year":"2014","journal-title":"Journal of Information, Control and Management Systems"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0132-7"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399455"},{"key":"e_1_3_2_1_27_1","unstructured":"SymbiFlow. 2018. Project X-Ray. https:\/\/prjxray.readthedocs.io\/en\/latest\/.  SymbiFlow. 2018. Project X-Ray. https:\/\/prjxray.readthedocs.io\/en\/latest\/."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"e_1_3_2_1_29_1","volume-title":"Preventing Overbuilding and Cloning of Electronic Systems Secure production programming","author":"Trott Peter"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3310273.3323419"},{"key":"e_1_3_2_1_31_1","unstructured":"Claire Wolf and Mathias Lasser. 2015. Project IceStorm. www.clifford.at\/icestorm\/.  Claire Wolf and Mathias Lasser. 2015. Project IceStorm. www.clifford.at\/icestorm\/."},{"key":"e_1_3_2_1_32_1","volume-title":"UG470: 7 Series FPGAs Configuration. (Aug","year":"2018"},{"key":"e_1_3_2_1_33_1","volume-title":"UG472: 7 Series FPGAs Clocking Resources. (July","year":"2018"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3278487"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2901949"}],"event":{"name":"HASP '20: Hardware and Architectural Support for Security and Privacy","location":"Virtual Greece","acronym":"HASP '20"},"container-title":["Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458903.3458908","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458903.3458908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:55Z","timestamp":1750195495000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458903.3458908"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,17]]},"references-count":35,"alternative-id":["10.1145\/3458903.3458908","10.1145\/3458903"],"URL":"https:\/\/doi.org\/10.1145\/3458903.3458908","relation":{},"subject":[],"published":{"date-parts":[[2020,10,17]]},"assertion":[{"value":"2021-10-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}