{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:38Z","timestamp":1750220558380,"version":"3.41.0"},"reference-count":61,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1908793,1629915,1629129,1763681,2028929,2008398,2011146,1931531"],"award-info":[{"award-number":["1908793,1629915,1629129,1763681,2028929,2008398,2011146,1931531"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. ACM Meas. Anal. Comput. Syst."],"published-print":{"date-parts":[[2021,6]]},"abstract":"<jats:p>Application programs that exhibit strong locality of reference lead to minimized cache misses and better performance in different architectures. However, to maximize the performance of multithreaded applications running on emerging manycore systems, data movement in on-chip network should also be minimized. Unfortunately, the way many multithreaded programs are written does not lend itself well to minimal data movement. Motivated by this observation, in this paper, we target task-based programs (which cover a large set of available multithreaded programs), and propose a novel compiler-based approach that consists of four complementary steps. First, we partition the original tasks in the target application into sub-tasks and build a data reuse graph at a sub-task granularity. Second, based on the intensity of temporal and spatial data reuses among sub-tasks, we generate new tasks where each such (new) task includes a set of sub-tasks that exhibit high data reuse among them. Third, we assign the newly-generated tasks to cores in an architecture-aware fashion with the knowledge of data location. Finally, we re-schedule the execution order of sub-tasks within new tasks such that sub-tasks that belong to different tasks but share data among them are executed in close proximity in time. The detailed experiments show that, when targeting a state of the art manycore system, our proposed compiler-based approach improves the performance of 10 multithreaded programs by 23.4% on average, and it also outperforms two state-of-the-art data access optimizations for all the benchmarks tested. Our results also show that the proposed approach i) improves the performance of multiprogrammed workloads, and ii) generates results that are close to maximum savings that could be achieved with perfect profiling information. Overall, our experimental results emphasize the importance of dividing an original set of tasks of an application into sub-tasks and constructing new tasks from the resulting sub-tasks in a data movement- and locality-aware fashion.<\/jats:p>","DOI":"10.1145\/3460087","type":"journal-article","created":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T14:44:15Z","timestamp":1622817855000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Mix and Match: Reorganizing Tasks for Enhancing Data Locality"],"prefix":"10.1145","volume":"5","author":[{"given":"Xulong","family":"Tang","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut Taylan","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Penn State, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustafa","family":"Karakoy","sequence":"additional","affiliation":[{"name":"TUBITAK-BILGEM, Gebze, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,6,4]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"2012. minighost. https:\/\/mantevo.org\/default.php.  2012. minighost. https:\/\/mantevo.org\/default.php."},{"volume-title":"Proceedings of the 2009 Conference on Hot Topics in Cloud Computing.","author":"Adams Ian F.","key":"e_1_2_1_2_1","unstructured":"Ian F. Adams , Darrell D. E. Long , Ethan L. Miller , Shankar Pasupathy , and Mark W. Storer . 2009. Maximizing Efficiency by Trading Storage for Computation . In Proceedings of the 2009 Conference on Hot Topics in Cloud Computing. Ian F. Adams, Darrell D. E. Long, Ethan L. Miller, Shankar Pasupathy, and Mark W. Storer. 2009. Maximizing Efficiency by Trading Storage for Computation. In Proceedings of the 2009 Conference on Hot Topics in Cloud Computing."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"volume-title":"Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA).","author":"Akin Berkin","key":"e_1_2_1_4_1","unstructured":"Berkin Akin , Franz Franchetti , and James C. Hoe . 2015. Data Reorganization in Memory Using 3D-stacked DRAM . In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA). Berkin Akin, Franz Franchetti, and James C. Hoe. 2015. Data Reorganization in Memory Using 3D-stacked DRAM. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA)."},{"volume-title":"Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems.","author":"Akturk Ismail","key":"e_1_2_1_5_1","unstructured":"Ismail Akturk and Ulya R. Karpuzcu . 2017. AMNESIAC: Amnesic Automatic Computer . In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems. Ismail Akturk and Ulya R. Karpuzcu. 2017. AMNESIAC: Amnesic Automatic Computer. In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems."},{"volume-title":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI).","author":"Jennifer","key":"e_1_2_1_6_1","unstructured":"Jennifer M. Anderson and Monica S. Lam. 1993. Global Optimizations for Parallelism and Locality on Scalable Parallel Machines . In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI). Jennifer M. Anderson and Monica S. Lam. 1993. Global Optimizations for Parallelism and Locality on Scalable Parallel Machines. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3055399.3055418"},{"volume-title":"SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance","author":"Aslot Vishal","key":"e_1_2_1_8_1","unstructured":"Vishal Aslot , Max Domeika , Rudolf Eigenmann , Greg Gaertner , Wesley B. Jones , and Bodo Parady . 2001. SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance . In OpenMP Shared Memory Parallel Programming, Rudolf Eigenmann and Michael J. Voss (Eds.). Springer Berlin Heidelberg , Berlin, Heidelberg , 1--10. Vishal Aslot, Max Domeika, Rudolf Eigenmann, Greg Gaertner, Wesley B. Jones, and Bodo Parady. 2001. SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance. In OpenMP Shared Memory Parallel Programming, Rudolf Eigenmann and Michael J. Voss (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 1--10."},{"key":"e_1_2_1_9_1","volume-title":"Near-data processing: Insights from a MICRO-46 Workshop. Micro","author":"Balasubramonian Rajeev","year":"2014","unstructured":"Rajeev Balasubramonian , Jichuan Chang , Troy Manning , Jaime H Moreno , Richard Murphy , Ravi Nair , and Steven Swanson . 2014. Near-data processing: Insights from a MICRO-46 Workshop. Micro , IEEE ( 2014 ). Rajeev Balasubramonian, Jichuan Chang, Troy Manning, Jaime H Moreno, Richard Murphy, Ravi Nair, and Steven Swanson. 2014. Near-data processing: Insights from a MICRO-46 Workshop. Micro, IEEE (2014)."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3102980.3102990"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195557"},{"volume-title":"Proceedings of the 5th International Symposium on High Performance Computer Architecture (ISCA).","author":"Carter J.","key":"e_1_2_1_12_1","unstructured":"J. Carter , W. Hsieh , L. Stoller , M. Swanson , Lixin Zhang , E. Brunvand , A. Davis , Chen-Chi Kuo , R. Kuramkote , M. Parker , L. Schaelicke , and T. Tateyama . 1999. Impulse: Building a Smarter Memory Controller . In Proceedings of the 5th International Symposium on High Performance Computer Architecture (ISCA). J. Carter, W. Hsieh, L. Stoller, M. Swanson, Lixin Zhang, E. Brunvand, A. Davis, Chen-Chi Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. 1999. Impulse: Building a Smarter Memory Controller. In Proceedings of the 5th International Symposium on High Performance Computer Architecture (ISCA)."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192402"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2017.2764481"},{"key":"e_1_2_1_15_1","volume-title":"High-level Programming Model Abstractions for Processing in Memory. Proc. of 1st Workshop on Near-Data Processing in conjunction with MICRO","author":"Chu Michael L.","year":"2013","unstructured":"Michael L. Chu , Nuwan Jayasena , Dong Ping Zhang , and Mike Ignatowski . 2013 . High-level Programming Model Abstractions for Processing in Memory. Proc. of 1st Workshop on Near-Data Processing in conjunction with MICRO (2013). Michael L. Chu, Nuwan Jayasena, Dong Ping Zhang, and Mike Ignatowski. 2013. High-level Programming Model Abstractions for Processing in Memory. Proc. of 1st Workshop on Near-Data Processing in conjunction with MICRO (2013)."},{"volume-title":"Proceedings of International Symposium on High Performance Computer Architecture (HPCA).","author":"Das R.","key":"e_1_2_1_16_1","unstructured":"R. Das , R. Ausavarungnirun , O. Mutlu , A. Kumar , and M. Azimi . 2013. Application-to-core mapping policies to reduce memory system interference in multi-core systems . In Proceedings of International Symposium on High Performance Computer Architecture (HPCA). R. Das, R. Ausavarungnirun, O. Mutlu, A. Kumar, and M. Azimi. 2013. Application-to-core mapping policies to reduce memory system interference in multi-core systems. In Proceedings of International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_2_1_17_1","volume-title":"Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems. In ASPLOS.","author":"Dashti Mohammad","year":"2013","unstructured":"Mohammad Dashti , Alexandra Fedorova , Justin Funston , Fabien Gaud , Renaud Lachaize , Baptiste Lepers , Vivien Quema , and Mark Roth . 2013 . Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems. In ASPLOS. Mohammad Dashti, Alexandra Fedorova, Justin Funston, Fabien Gaud, Renaud Lachaize, Baptiste Lepers, Vivien Quema, and Mark Roth. 2013. Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems. In ASPLOS."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580083"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.23"},{"key":"e_1_2_1_20_1","volume-title":"Lam","author":"Hall Mary H.","year":"1995","unstructured":"Mary H. Hall , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , and Monica S . Lam . 1995 . Detecting Coarse-grain Parallelism Using an Interprocedural Parallelizing Compiler. In Supercomputing . Mary H. Hall, Saman P. Amarasinghe, Brian R. Murphy, Shih-Wei Liao, and Monica S. Lam. 1995. Detecting Coarse-grain Parallelism Using an Interprocedural Parallelizing Compiler. In Supercomputing."},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Kevin Hsieh Eiman Ebrahimi Gwangsun Kim Niladrish Chatterjee Mike O'Connor Nandita Vijaykumar Onur Mutlu and Stephen W Keckler. 2016. Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems. In ISCA.  Kevin Hsieh Eiman Ebrahimi Gwangsun Kim Niladrish Chatterjee Mike O'Connor Nandita Vijaykumar Onur Mutlu and Stephen W Keckler. 2016. Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems. In ISCA.","DOI":"10.1109\/ISCA.2016.27"},{"key":"e_1_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Mahmut Kandemir Alok Choudhary J Ramanujam and Prith Banerjee. 1999. A matrix-based approach to global locality optimization. J. Parallel and Distrib. Comput. (1999).  Mahmut Kandemir Alok Choudhary J Ramanujam and Prith Banerjee. 1999. A matrix-based approach to global locality optimization. J. Parallel and Distrib. Comput. (1999).","DOI":"10.1006\/jpdc.1999.1552"},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"M. Kandemir J. Ramanujam A. Choudhary and P. Banerjee. 2001. A layout-conscious iteration space transformation technique. IEEE Trans. Comput. (2001).  M. Kandemir J. Ramanujam A. Choudhary and P. Banerjee. 2001. A layout-conscious iteration space transformation technique. IEEE Trans. Comput. (2001).","DOI":"10.1109\/TC.2001.970571"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 2nd Workshop on Near-Data Processing.","author":"Kim Gwangsun","year":"2014","unstructured":"Gwangsun Kim , John Kim , Jung Ho Ahn , and Yongkee Kwon . 2014 . Memory Network: Enabling Technology for Scalable Near-Data Computing . In Proceedings of the 2nd Workshop on Near-Data Processing. Gwangsun Kim, John Kim, Jung Ho Ahn, and Yongkee Kwon. 2014. Memory Network: Enabling Technology for Scalable Near-Data Computing. In Proceedings of the 2nd Workshop on Near-Data Processing."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323484"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192386"},{"key":"e_1_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Induprakas Kodukula Nawaaz Ahmed and Keshav Pingali. 1997. Data-centric Multi-level Blocking. In PLDI.  Induprakas Kodukula Nawaaz Ahmed and Keshav Pingali. 1997. Data-centric Multi-level Blocking. In PLDI.","DOI":"10.1145\/258915.258946"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2017.26"},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"J. B. Kotra D. Guttman N. C. N. M. T. Kandemir and C. R. Das. 2017b. Quantifying the Potential Benefits of On-chip Near-Data Computing in Manycore Processors. In 25th International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS).  J. B. Kotra D. Guttman N. C. N. M. T. Kandemir and C. R. Das. 2017b. Quantifying the Potential Benefits of On-chip Near-Data Computing in Manycore Processors. In 25th International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS).","DOI":"10.1109\/MASCOTS.2017.26"},{"volume-title":"Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Lam Monica D.","key":"e_1_2_1_30_1","unstructured":"Monica D. Lam , Edward E. Rothberg , and Michael E. Wolf . 1991. The Cache Performance and Optimizations of Blocked Algorithms . In Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Monica D. Lam, Edward E. Rothberg, and Michael E. Wolf. 1991. The Cache Performance and Optimizations of Blocked Algorithms. In Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"volume-title":"Optimizing data locality by array restructuring .Department of Computer Science and Engineering","author":"Leung Shun-Tak","key":"e_1_2_1_32_1","unstructured":"Shun-Tak Leung and John Zahorjan . 1995. Optimizing data locality by array restructuring .Department of Computer Science and Engineering , University of Washington. Shun-Tak Leung and John Zahorjan. 1995. Optimizing data locality by array restructuring .Department of Computer Science and Engineering, University of Washington."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037709"},{"key":"e_1_2_1_34_1","volume-title":"Lam","author":"Lim Amy W.","year":"1999","unstructured":"Amy W. Lim , Gerald I. Cheong , and Monica S . Lam . 1999 . An Affine Partitioning Algorithm to Maximize Parallelism and Minimize Communication. In ICS. Amy W. Lim, Gerald I. Cheong, and Monica S. Lam. 1999. An Affine Partitioning Algorithm to Maximize Parallelism and Minimize Communication. In ICS."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.36"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268420"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694364"},{"key":"e_1_2_1_38_1","volume-title":"Active Memory Cube: A processing-in-memory architecture for exascale systems. IBM Journal of Research and Development","author":"Nair R","year":"2015","unstructured":"R Nair , SF Antao , C Bertolli , P Bose , JR Brunheroto , T Chen , C-Y Cher , CHA Costa , C Evangelinos , and BM Fleischer . 2015. Active Memory Cube: A processing-in-memory architecture for exascale systems. IBM Journal of Research and Development ( 2015 ). R Nair, SF Antao, C Bertolli, P Bose, JR Brunheroto, T Chen, C-Y Cher, CHA Costa, C Evangelinos, and BM Fleischer. 2015. Active Memory Cube: A processing-in-memory architecture for exascale systems. IBM Journal of Research and Development (2015)."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173180"},{"key":"e_1_2_1_40_1","unstructured":"OpenMP Architecture Review Board. 2011. OpenMP Application Program Interface. Specification. http:\/\/www.openmp.org\/mp-documents\/OpenMP3.1.pdf  OpenMP Architecture Review Board. 2011. OpenMP Application Program Interface. Specification. http:\/\/www.openmp.org\/mp-documents\/OpenMP3.1.pdf"},{"volume-title":"Proceedings of the 2016 International Conference on Parallel Architectures and Compilation (PACT).","author":"Pattnaik Ashutosh","key":"e_1_2_1_41_1","unstructured":"Ashutosh Pattnaik , Xulong Tang , Adwait Jog , Onur Kayiran , Asit K. Mishra , Mahmut T. Kandemir , Onur Mutlu , and Chita R. Das . 2016. Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities . In Proceedings of the 2016 International Conference on Parallel Architectures and Compilation (PACT). Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, and Chita R. Das. 2016. Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities. In Proceedings of the 2016 International Conference on Parallel Architectures and Compilation (PACT)."},{"volume-title":"Proceedings of the 46th International Symposium on Computer Architecture (ISCA).","author":"Pattnaik Ashutosh","key":"e_1_2_1_42_1","unstructured":"Ashutosh Pattnaik , Xulong Tang , Onur Kayiran , Adwait Jog , Asit Mishra , Mahmut T. Kandemir , Anand Sivasubramaniam , and Chita R. Das . 2019. Opportunistic Computing in GPU Architectures . In Proceedings of the 46th International Symposium on Computer Architecture (ISCA). Ashutosh Pattnaik, Xulong Tang, Onur Kayiran, Adwait Jog, Asit Mishra, Mahmut T. Kandemir, Anand Sivasubramaniam, and Chita R. Das. 2019. Opportunistic Computing in GPU Architectures. In Proceedings of the 46th International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_2_1_43_1","volume-title":"Cilk plus: Language support for thread and vector parallelism. Talk at HP-CAST","author":"Robison Arch D","year":"2012","unstructured":"Arch D Robison . 2012. Cilk plus: Language support for thread and vector parallelism. Talk at HP-CAST , Vol. 18 ( 2012 ), 25. Arch D Robison. 2012. Cilk plus: Language support for thread and vector parallelism. Talk at HP-CAST, Vol. 18 (2012), 25."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"e_1_2_1_45_1","volume-title":"Knights Landing: Second-Generation Intel Xeon Phi Product","author":"Sodani A.","year":"2016","unstructured":"A. Sodani , R. Gramunt , J. Corbal , H. S. Kim , K. Vinod , S. Chinthamani , S. Hutsell , R. Agarwal , and Y. C. Liu . 2016 . Knights Landing: Second-Generation Intel Xeon Phi Product . IEEE Micro ( 2016). A. Sodani, R. Gramunt, J. Corbal, H. S. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agarwal, and Y. C. Liu. 2016. Knights Landing: Second-Generation Intel Xeon Phi Product. IEEE Micro (2016)."},{"key":"e_1_2_1_46_1","doi-asserted-by":"crossref","unstructured":"Yonghong Song and Zhiyuan Li. 1999. New Tiling Techniques to Improve Cache Temporal Locality. In PLDI.  Yonghong Song and Zhiyuan Li. 1999. New Tiling Techniques to Improve Cache Temporal Locality. In PLDI.","DOI":"10.1145\/301618.301668"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/FMEC49853.2020.9144824"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037720"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3309697.3331487"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123954"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3376930.3376947"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2703149"},{"volume-title":"Proceedings of ASAP.","author":"Verdoolaege S.","key":"e_1_2_1_53_1","unstructured":"S. Verdoolaege , M. Bruynooghe , G. Janssens , and P. Catthoor . 2003. Multi-dimensional incremental loop fusion for data locality . In Proceedings of ASAP. S. Verdoolaege, M. Bruynooghe, G. Janssens, and P. Catthoor. 2003. Multi-dimensional incremental loop fusion for data locality. In Proceedings of ASAP."},{"key":"e_1_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Ben Verghese Scott Devine Anoop Gupta and Mendel Rosenblum. 1996. Operating System Support for Improving Data Locality on CC-NUMA Compute Servers. In ASPLOS.  Ben Verghese Scott Devine Anoop Gupta and Mendel Rosenblum. 1996. Operating System Support for Improving Data Locality on CC-NUMA Compute Servers. In ASPLOS.","DOI":"10.1145\/237090.237205"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00074"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1370082.1370085"},{"key":"e_1_2_1_57_1","volume-title":"Lam","author":"Wolf Michael E.","year":"1991","unstructured":"Michael E. Wolf and Monica S . Lam . 1991 . A Data Locality Optimizing Algorithm. In Proceedings of PLDI. Michael E. Wolf and Monica S. Lam. 1991. A Data Locality Optimizing Algorithm. In Proceedings of PLDI."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908088"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173197"}],"container-title":["Proceedings of the ACM on Measurement and Analysis of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3460087","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3460087","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3460087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:28Z","timestamp":1750195708000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3460087"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":61,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["10.1145\/3460087"],"URL":"https:\/\/doi.org\/10.1145\/3460087","relation":{},"ISSN":["2476-1249"],"issn-type":[{"type":"electronic","value":"2476-1249"}],"subject":[],"published":{"date-parts":[[2021,6]]},"assertion":[{"value":"2021-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}