{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T03:06:16Z","timestamp":1785207976621,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":69,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,11,12]],"date-time":"2021-11-12T00:00:00Z","timestamp":1636675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Research Council","award":["695305"],"award-info":[{"award-number":["695305"]}]},{"name":"CyberSecurity Research Flanders","award":["VR20192203"],"award-info":[{"award-number":["VR20192203"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,11,12]]},"DOI":"10.1145\/3460120.3484816","type":"proceedings-article","created":{"date-parts":[[2021,11,13]],"date-time":"2021-11-13T12:05:33Z","timestamp":1636805133000},"page":"2906-2920","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":67,"title":["Prime+Scope"],"prefix":"10.1145","author":[{"given":"Antoon","family":"Purnal","sequence":"first","affiliation":[{"name":"imec-COSIC, KU Leuven, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Furkan","family":"Turan","sequence":"additional","affiliation":[{"name":"imec-COSIC, KU Leuven, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[{"name":"imec-COSIC, KU Leuven, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,11,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Measurement-based Modeling of the Cache Replacement Policy. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).","author":"Abel Andreas","year":"2013","unstructured":"Andreas Abel and Jan Reineke. 2013. Measurement-based Modeling of the Cache Replacement Policy. In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00014"},{"key":"e_1_3_2_1_3_1","volume-title":"Amplifying Side Channels Through Performance Degradation. In Annual Conference on Computer Security Applications (ACSAC).","author":"Allan Thomas","year":"2016","unstructured":"Thomas Allan, Billy Bob Brumley, Katrina Falkner, Joop Van de Pol, and Yuval Yarom. 2016. Amplifying Side Channels Through Performance Degradation. In Annual Conference on Computer Security Applications (ACSAC)."},{"key":"e_1_3_2_1_4_1","volume-title":"Ladderleak: Breaking ECDSA With Less Than One Bit of Nonce Leakage. In ACM SIGSAC Conference on Computer and Communications Security (CCS).","author":"Aranha Diego F","year":"2020","unstructured":"Diego F Aranha, Felipe Rodrigues Novaes, Akira Takahashi, Mehdi Tibouchi, and Yuval Yarom. 2020. Ladderleak: Breaking ECDSA With Less Than One Bit of Nonce Leakage. In ACM SIGSAC Conference on Computer and Communications Security (CCS)."},{"key":"e_1_3_2_1_5_1","volume-title":"Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin.","author":"Aweke Zelalem Birhanu","year":"2016","unstructured":"Zelalem Birhanu Aweke, Salessawi Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin. 2016. ANVIL: Software-based Protection Against Next-generation Rowhammer Attacks. ASPLOS (2016)."},{"key":"e_1_3_2_1_6_1","volume-title":"USENIX Security Symposium.","author":"Bahmani Raad","year":"2021","unstructured":"Raad Bahmani, Ferdinand Brasser, Ghada Dessouky, Patrick Jauernig, Matthias Klimmek, Ahmad-Reza Sadeghi, and Emmanuel Stapf. 2021. {CURE}: A Security Architecture with CUstomizable and Resilient Enclaves. In USENIX Security Symposium."},{"key":"e_1_3_2_1_7_1","volume-title":"Speculative Interference Attacks: Breaking Invisible Speculation Schemes. ASPLOS","author":"Behnia Mohammad","year":"2021","unstructured":"Mohammad Behnia, Prateek Sahu, Riccardo Paccagnella, Jiyong Yu, Zirui Zhao, Xiang Zou, Thomas Unterluggauer, Josep Torrellas, Carlos Rozas, Adam Morrison, Frank Mckeen, Fangfei Liu, Ron Gabor, ChristopherW. Fletcher, Abhishek Basak, and Alaa Alameldeen. 2021. Speculative Interference Attacks: Breaking Invisible Speculation Schemes. ASPLOS (2021)."},{"key":"e_1_3_2_1_8_1","volume-title":"Nigel P Smart, and Yuval Yarom.","author":"Benger Naomi","year":"2014","unstructured":"Naomi Benger, Joop Van de Pol, Nigel P Smart, and Yuval Yarom. 2014. ?Ooh Aah... Just a Little Bit\": A Small Amount of Side Channel can go a Long Way. In Cryptographic Hardware and Embedded Systems (CHES)."},{"key":"e_1_3_2_1_9_1","volume-title":"Nadia Heninger, Tanja Lange, Christine van Vredendaal, and Yuval Yarom.","author":"Bernstein Daniel J","year":"2017","unstructured":"Daniel J Bernstein, Joachim Breitner, Daniel Genkin, Leon Groot Bruinderink, Nadia Heninger, Tanja Lange, Christine van Vredendaal, and Yuval Yarom. 2017. Sliding Right into Disaster: Left-to-right Sliding Windows Leak. In Cryptographic Hardware and Embedded Systems (CHES)."},{"key":"e_1_3_2_1_10_1","volume-title":"Shoot: How the CACHESNIPER Technique Improves Unprivileged Cache Attacks. In IEEE European Symposium on Security and Privacy (EuroS&P).","author":"Briongos Samira","unstructured":"Samira Briongos, Ida Bruhns, Pedro Malag\u00f3n, Thomas Eisenbarth, and Jos\u00e9 M. Moya. 2021. Aim, Wait, Shoot: How the CACHESNIPER Technique Improves Unprivileged Cache Attacks. In IEEE European Symposium on Security and Privacy (EuroS&P)."},{"key":"e_1_3_2_1_11_1","volume-title":"USENIX Security Symposium.","author":"Briongos Samira","year":"2020","unstructured":"Samira Briongos, Pedro Malagon, Jose M. Moya, and Thomas Eisenbarth. 2020. RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks. In USENIX Security Symposium."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Leon Groot Bruinderink Andreas H\u00fclsing Tanja Lange and Yuval Yarom. 2016. Flush Gauss and Reload--a Cache Attack on the BLISS Lattice-based Signature Scheme. In Cryptographic Hardware and Embedded Systems (CHES).","DOI":"10.1007\/978-3-662-53140-2_16"},{"key":"e_1_3_2_1_13_1","volume-title":"An Endto- End Methodology for Cloud Providers. In IEEE Symposium on Security and Privacy (S&P).","author":"Cojocar Lucian","year":"2020","unstructured":"Lucian Cojocar, Jeremie Kim, Minesh Patel, Lillian Tsai, Stefan Saroiu, Alec Wolman, and Onur Mutlu. 2020. Are We Susceptible to Rowhammer? An Endto- End Methodology for Cloud Providers. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_14_1","volume-title":"Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium.","author":"Costan Victor","year":"2016","unstructured":"Victor Costan, Ilia Lebedev, and Srinivas Devadas. 2016. Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium."},{"key":"e_1_3_2_1_15_1","volume-title":"ACM SIGSAC Conference on Computer and Communications Security (CCS).","author":"Feo Luca De","year":"2021","unstructured":"Luca De Feo, Bertram Poettering, and Alessandro Sorniotti. 2021. On the (in) security of ElGamal in OpenPGP. In ACM SIGSAC Conference on Computer and Communications Security (CCS)."},{"key":"e_1_3_2_1_16_1","volume-title":"USENIX Security Symposium.","author":"de Ridder Finn","year":"2021","unstructured":"Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2021. SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript. In USENIX Security Symposium."},{"key":"e_1_3_2_1_17_1","volume-title":"HybCache: Hybrid Side-Channel-Resilient Caches for Trusted Execution Environments. In USENIX Security Symposium.","author":"Dessouky Ghada","year":"2020","unstructured":"Ghada Dessouky, Tommaso Frassetto, and Ahmad-Reza Sadeghi. 2020. HybCache: Hybrid Side-Channel-Resilient Caches for Trusted Execution Environments. In USENIX Security Symposium."},{"key":"e_1_3_2_1_18_1","volume-title":"USENIX Security Symposium.","author":"Disselkoen Craig","unstructured":"Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean M. Tullsen. 2017. Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In USENIX Security Symposium."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Daniel Genkin Lev Pachmanov Eran Tromer and Yuval Yarom. 2018. Drive-by Key-extraction Cache Attacks from Portable Code. In Applied Cryptography and Network Security.","DOI":"10.1007\/978-3-319-93387-0_5"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134029"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372297.3417289"},{"key":"e_1_3_2_1_23_1","volume-title":"Strong and Efficient Cache Side-channel Protection Using Hardware Transactional Memory. In USENIX Security Symposium.","author":"Gruss Daniel","year":"2017","unstructured":"Daniel Gruss, Julian Lettner, Felix Schuster, Olga Ohrimenko, Istvan Haller, and Manuel Costa. 2017. Strong and Efficient Cache Side-channel Protection Using Hardware Transactional Memory. In USENIX Security Symposium."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice and Stefan Mangard. 2016. Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript. In Detection of Intrusions and Malware and Vulnerability Assessment (DIMVA).","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016. Flush+Flush: A Fast and Stealthy Cache Attack. In Detection of Intrusions and Malware and Vulnerability Assessment (DIMVA).","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_26_1","volume-title":"Cache Template Attacks: Automating Attacks on Inclusive Last-level Caches. In USENIX Security Symposium.","author":"Gruss Daniel","year":"2015","unstructured":"Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. 2015. Cache Template Attacks: Automating Attacks on Inclusive Last-level Caches. In USENIX Security Symposium."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_28_1","volume-title":"Gorka Irazoqui Apecechea, Thomas Eisenbarth, and Berk Sunar.","author":"G\u00fclmezoglu Berk","year":"2015","unstructured":"Berk G\u00fclmezoglu, Mehmet Sinan Inci, Gorka Irazoqui Apecechea, Thomas Eisenbarth, and Berk Sunar. 2015. A Faster and More Realistic Flush+Reload Attack on AES. In Constructive Side-Channel Analysis and Secure Design (COSADE)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_30_1","unstructured":"Intel. 2019. Intel Transactional Synchronization Extensions (Intel TSX) Asynchronous Abort. https:\/\/software.intel.com\/security-software-guidance\/deepdives\/ deep-dive-intel-transactional-synchronization-extensions-intel-tsxasynchronous- abort."},{"key":"e_1_3_2_1_31_1","volume-title":"IEEE Symposium on Security and Privacy (S&P).","author":"Irazoqui Gorka","year":"2015","unstructured":"Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2015. S$A: A Shared Cache Attack ThatWorks Across Cores and Defies VM Sandboxing -- and Its Application to AES. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_32_1","volume-title":"Thomas Eisenbarth, and Berk Sunar.","author":"Irazoqui Gorka","year":"2014","unstructured":"Gorka Irazoqui, Mehmet Sinan Inci, Thomas Eisenbarth, and Berk Sunar. 2014. Wait a minute! A fast, Cross-VM attack on AES. In Research in Attacks, Intrusions, and Defenses (RAID)."},{"key":"e_1_3_2_1_33_1","volume-title":"NetCAT: Practical Cache Attacks From the Network. In IEEE Symposium on Security and Privacy (S&P).","author":"Kurth Michael","year":"2020","unstructured":"Michael Kurth, Ben Gras, Dennis Andriesse, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2020. NetCAT: Practical Cache Attacks From the Network. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_34_1","volume-title":"ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium.","author":"Lipp Moritz","year":"2016","unstructured":"Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Cl\u00e9mentine Maurice, and Stefan Mangard. 2016. ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium."},{"key":"e_1_3_2_1_35_1","volume-title":"Catalyst: Defeating Last-level Cache Side Channel Attacks in Cloud Computing. In IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Liu Fangfei","year":"2016","unstructured":"Fangfei Liu, Qian Ge, Yuval Yarom, Frank Mckeen, Carlos Rozas, Gernot Heiser, and Ruby B Lee. 2016. Catalyst: Defeating Last-level Cache Side Channel Attacks in Cloud Computing. In IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_36_1","volume-title":"Random Fill Cache Architecture. In IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Liu Fangfei","unstructured":"Fangfei Liu and Ruby B. Lee. 2014. Random Fill Cache Architecture. In IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_37_1","volume-title":"Last- Level Cache Side-Channel Attacks Are Practical. In IEEE Symposium on Security and Privacy (S&P).","author":"Liu Fangfei","unstructured":"Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Last- Level Cache Side-Channel Attacks Are Practical. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Cl\u00e9mentine Maurice Christoph Neumann Olivier Heen and Aur\u00e9lien Francillon. 2015. C5: Cross-Cores Cache Covert Channel. In Detection of Intrusions and Malware and Vulnerability Assessment (DIMVA).","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23294"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Ahmad Moghimi Gorka Irazoqui and Thomas Eisenbarth. 2017. CacheZoom: How SGX Amplifies the Power of Cache Attacks. In Cryptographic Hardware and Embedded Systems (CHES).","DOI":"10.1007\/978-3-319-66787-4_4"},{"key":"e_1_3_2_1_41_1","volume-title":"The Spy in the Sandbox: Practical Cache Attacks in JavaScript and Their Implications. In ACM SIGSAC Conference on Computer and Communications Security (CCS).","author":"Oren Yossef","unstructured":"Yossef Oren, Vasileios P. Kemerlis, Simha Sethumadhavan, and Angelos D. Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and Their Implications. In ACM SIGSAC Conference on Computer and Communications Security (CCS)."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: The Case of AES. In Cryptographers' Track at the RSA Conference on Topics in Cryptology (CT-RSA).","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_43_1","volume-title":"USENIX Security Symposium.","author":"Paccagnella Riccardo","unstructured":"Riccardo Paccagnella, Licheng Luo, and Christopher W. Fletcher. 2021. Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical. In USENIX Security Symposium."},{"key":"e_1_3_2_1_44_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-cpu Attacks. In USENIX Security Symposium.","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-cpu Attacks. In USENIX Security Symposium."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_46_1","volume-title":"New Attacks and Defense for Encrypted-address Cache. In International Symposium on Computer Architecture (ISCA).","author":"Qureshi Moinuddin K.","year":"2019","unstructured":"Moinuddin K. Qureshi. 2019. New Attacks and Defense for Encrypted-address Cache. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_48_1","unstructured":"Stephen R\u00f6ttger and Artur Janc. 2021. A Spectre proof-of-concept for a Spectre-proof web. https:\/\/github.com\/google\/security-research-pocs\/tree\/ master\/spectre.js."},{"key":"e_1_3_2_1_49_1","volume-title":"USENIX Security Symposium.","author":"Saileshwar Gururaj","year":"2021","unstructured":"Gururaj Saileshwar and Moinuddin Qureshi. 2021. MIRAGE: Mitigating Conflict- Based Cache Attacks with a Practical Fully-Associative Design. In USENIX Security Symposium."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Samuel Weiser Daniel Gruss Cl\u00e9mentine Maurice and Stefan Mangard. 2017. Malware Guard Extension: Using SGX to Conceal Cache Attacks. In Detection of Intrusions and Malware and Vulnerability Assessment (DIMVA).","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"e_1_3_2_1_52_1","volume-title":"USENIX Security Symposium.","author":"Shusterman Anatoly","year":"2021","unstructured":"Anatoly Shusterman, Ayush Agarwal, Sioli O'Connell, Daniel Genkin, Yossi Oren, and Yuval Yarom. 2021. Prime+Probe 1, JavaScript 0: Overcoming Browser-based Side-Channel Defenses. In USENIX Security Symposium."},{"key":"e_1_3_2_1_53_1","volume-title":"Robust Website Fingerprinting Through the Cache Occupancy Channel. In USENIX Security Symposium.","author":"Shusterman Anatoly","year":"2019","unstructured":"Anatoly Shusterman, Lachlan Kang, Yarden Haskal, Yosef Meltser, Prateek Mittal, Yossi Oren, and Yuval Yarom. 2019. Robust Website Fingerprinting Through the Cache Occupancy Channel. In USENIX Security Symposium."},{"key":"e_1_3_2_1_54_1","volume-title":"PhantomCache: Obfuscating Cache Conflicts with Localized Randomization. In Network and Distributed System Security Symposium (NDSS).","author":"Tan Qinhan","year":"2020","unstructured":"Qinhan Tan, Zhihua Zeng, Kai Bu, and Kui Ren. 2020. PhantomCache: Obfuscating Cache Conflicts with Localized Randomization. In Network and Distributed System Security Symposium (NDSS)."},{"key":"e_1_3_2_1_55_1","volume-title":"Dag Arne Osvik, and Adi Shamir","author":"Tromer Eran","year":"2010","unstructured":"Eran Tromer, Dag Arne Osvik, and Adi Shamir. 2010. Efficient Cache Attacks on AES, and Countermeasures. Journal of Cryptology (2010)."},{"key":"e_1_3_2_1_56_1","volume-title":"Telling Your Secrets Without Page Faults: Stealthy Page Tablebased Attacks on Enclaved Execution. In USENIX Security Symposium.","author":"Bulck Jo Van","year":"2017","unstructured":"Jo Van Bulck, Nico Weichbrodt, R\u00fcdiger Kapitza, Frank Piessens, and Raoul Strackx. 2017. Telling Your Secrets Without Page Faults: Stealthy Page Tablebased Attacks on Enclaved Execution. In USENIX Security Symposium."},{"key":"e_1_3_2_1_57_1","volume-title":"USENIX Security Symposium.","author":"Schaik Stephan Van","year":"2018","unstructured":"Stephan Van Schaik, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2018. Malicious management unit: Why stopping cache attacks in software is harder than you think. In USENIX Security Symposium."},{"key":"e_1_3_2_1_58_1","volume-title":"RIDL: Rogue In-flight Data Load. In IEEE Symposium on Security and Privacy (S&P).","author":"Schaik Stephan Van","year":"2019","unstructured":"Stephan Van Schaik, Alyssa Milburn, Sebastian \u00d6sterlund, Pietro Frigo, Giorgi Maisuradze, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2019. RIDL: Rogue In-flight Data Load. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386008"},{"key":"e_1_3_2_1_60_1","volume-title":"Theory and Practice of Finding Eviction Sets. In IEEE Symposium on Security and Privacy (S&P).","author":"Vila Pepe","unstructured":"Pepe Vila, Boris K\u00f6pf, and Jos\u00e9 F. Morales. 2019. Theory and Practice of Finding Eviction Sets. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317877"},{"key":"e_1_3_2_1_62_1","volume-title":"New Cache Designs for Thwarting Software Cache-based Side Channel Attacks. In International Symposium on Computer Architecture (ISCA).","author":"Wang Zhenghong","unstructured":"Zhenghong Wang and Ruby B. Lee. 2007. New Cache Designs for Thwarting Software Cache-based Side Channel Attacks. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_63_1","volume-title":"USENIX Security Symposium.","author":"Werner Mario","year":"2019","unstructured":"Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. SCATTERCACHE: Thwarting Cache Attacks via Cache Set Randomization. In USENIX Security Symposium."},{"key":"e_1_3_2_1_64_1","volume-title":"Leaking Information Through Cache LRU States. In IEEE Symposium on High Performance Computer Architecture (HPCA).","author":"Xiong Wenjie","year":"2020","unstructured":"Wenjie Xiong and Jakub Szefer. 2020. Leaking Information Through Cache LRU States. In IEEE Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_66_1","volume-title":"Recovering OpenSSL ECDSA Nonces Using the FLUSH+ RELOAD Cache Side-channel Attack. IACR Cryptol. ePrint Arch. 2014\/140","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Naomi Benger. 2014. Recovering OpenSSL ECDSA Nonces Using the FLUSH+ RELOAD Cache Side-channel Attack. IACR Cryptol. ePrint Arch. 2014\/140 (2014)."},{"key":"e_1_3_2_1_67_1","volume-title":"USENIX Security Symposium.","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-channel Attack. In USENIX Security Symposium."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"},{"key":"e_1_3_2_1_69_1","volume-title":"Crosstenant Side-channel Attacks in PaaS Clouds. In ACM SIGSAC Conference on Computer and Communications Security (CCS).","author":"Zhang Yinqian","year":"2014","unstructured":"Yinqian Zhang, Ari Juels, Michael K Reiter, and Thomas Ristenpart. 2014. Crosstenant Side-channel Attacks in PaaS Clouds. In ACM SIGSAC Conference on Computer and Communications Security (CCS)."}],"event":{"name":"CCS '21: 2021 ACM SIGSAC Conference on Computer and Communications Security","location":"Virtual Event Republic of Korea","acronym":"CCS '21","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3460120.3484816","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3460120.3484816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T20:47:39Z","timestamp":1763498859000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3460120.3484816"}},"subtitle":["Overcoming the Observer Effect for High-Precision Cache Contention Attacks"],"short-title":[],"issued":{"date-parts":[[2021,11,12]]},"references-count":69,"alternative-id":["10.1145\/3460120.3484816","10.1145\/3460120"],"URL":"https:\/\/doi.org\/10.1145\/3460120.3484816","relation":{},"subject":[],"published":{"date-parts":[[2021,11,12]]},"assertion":[{"value":"2021-11-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}