{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T14:08:09Z","timestamp":1764079689847,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":71,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T00:00:00Z","timestamp":1624320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"R&D program of MOTIE\/KEIT","award":["10077609"],"award-info":[{"award-number":["10077609"]}]},{"name":"MOTIE and KSRC","award":["10080613"],"award-info":[{"award-number":["10080613"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,22]]},"DOI":"10.1145\/3461648.3463844","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T14:32:56Z","timestamp":1624026776000},"page":"24-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["MaPHeA: a lightweight memory hierarchy-aware profile-guided heap allocation framework"],"prefix":"10.1145","author":[{"given":"Deok-Jae","family":"Oh","sequence":"first","affiliation":[{"name":"Seoul National University, South Korea"}]},{"given":"Yaebin","family":"Moon","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}]},{"given":"Eojin","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2669-6849","authenticated-orcid":false,"given":"Tae Jun","family":"Ham","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}]},{"given":"Yongjun","family":"Park","sequence":"additional","affiliation":[{"name":"Hanyang University, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4266-4919","authenticated-orcid":false,"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2021,6,22]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/996841.996873"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/3037697.3037706"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/3296979.3192392"},{"unstructured":"AMD. 2017. AMD64 Architecture Programmer\u2019s Manual Volume 2: System Programming. https:\/\/www.amd.com\/system\/files\/TechDocs\/24593.pdf  AMD. 2017. AMD64 Architecture Programmer\u2019s Manual Volume 2: System Programming. https:\/\/www.amd.com\/system\/files\/TechDocs\/24593.pdf","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/MM.2019.2899330"},{"unstructured":"ARM. 2019. ARM\u00ae ARM Architecture Reference Manual Armv8 for Armv8-A Architecture Profile. https:\/\/documentation-service.arm.com\/static\/60119835773bb020e3de6fee?token=  ARM. 2019. ARM\u00ae ARM Architecture Reference Manual Armv8 for Armv8-A Architecture Profile. https:\/\/documentation-service.arm.com\/static\/60119835773bb020e3de6fee?token=","key":"e_1_3_2_1_6_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/HPCA.2018.00061"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2024723.2000101"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2508148.2485943"},{"unstructured":"S. Beamer K. Asanovi\u0107 and D. Patterson. 2015. The GAP Benchmark Suite. arXiv preprint arXiv:1508.03619.  S. Beamer K. Asanovi\u0107 and D. Patterson. 2015. The GAP Benchmark Suite. arXiv preprint arXiv:1508.03619.","key":"e_1_3_2_1_10_1"},{"volume-title":"Memkind: An Extensible Heap Memory Manager for Heterogeneous Memory Platforms and Mixed Memory Policies.. United States. National Nuclear Security Administration.","year":"2015","author":"Cantalupo C.","key":"e_1_3_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/2854038.2854044"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TC.2011.233"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/3368826.3377922"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/301631.301633"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/1807128.1807152"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/2049662.2049663"},{"volume-title":"Linux Plumbers Conference.","year":"2009","author":"de Melo A. C.","key":"e_1_3_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2901318.2901344"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/3357526.3357534"},{"unstructured":"T. Hirofuchi and R. Takano. 2019. The Preliminary Evaluation of a Hypervisor-based Virtualization Mechanism for Intel Optane DC Persistent Memory Module. arXiv preprint arXiv:1907.12014.  T. Hirofuchi and R. Takano. 2019. The Preliminary Evaluation of a Hypervisor-based Virtualization Mechanism for Intel Optane DC Persistent Memory Module. arXiv preprint arXiv:1907.12014.","key":"e_1_3_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/TVLSI.2014.2321571"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.7873\/DATE.2013.131"},{"volume-title":"Proceedings of GCC Summit.","year":"2005","author":"Hubicka J.","key":"e_1_3_2_1_24_1"},{"unstructured":"IBM. 2018. POWER9 Performance Monitor Unit User\u2019s Guide. https:\/\/wiki.raptorcs.com\/w\/images\/6\/6b\/POWER9_PMU_UG_v12_28NOV2018_pub.pdf  IBM. 2018. POWER9 Performance Monitor Unit User\u2019s Guide. https:\/\/wiki.raptorcs.com\/w\/images\/6\/6b\/POWER9_PMU_UG_v12_28NOV2018_pub.pdf","key":"e_1_3_2_1_25_1"},{"unstructured":"Intel. 2018. Memory Optimizer. https:\/\/github.com\/intel\/memory-optimizer  Intel. 2018. Memory Optimizer. https:\/\/github.com\/intel\/memory-optimizer","key":"e_1_3_2_1_26_1"},{"unstructured":"Intel. 2018. Persistent Memory Documentation. https:\/\/docs.pmem.io\/persistent-memory\/  Intel. 2018. Persistent Memory Documentation. https:\/\/docs.pmem.io\/persistent-memory\/","key":"e_1_3_2_1_27_1"},{"unstructured":"Intel. 2019. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual Combined Volumes 3B: System Programming Guide. https:\/\/software.intel.com\/en-us\/download\/intel-64-and-ia-32-architectures-sdm-volume-3b-system-programming-guide-part-2  Intel. 2019. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual Combined Volumes 3B: System Programming Guide. https:\/\/software.intel.com\/en-us\/download\/intel-64-and-ia-32-architectures-sdm-volume-3b-system-programming-guide-part-2","key":"e_1_3_2_1_28_1"},{"unstructured":"JEDEC. 2012. JEDEC Standard: DDR4 SDRAM.  JEDEC. 2012. JEDEC Standard: DDR4 SDRAM.","key":"e_1_3_2_1_29_1"},{"unstructured":"JEDEC. 2015. High Bandwidth Memory (HBM) DRAM.  JEDEC. 2015. High Bandwidth Memory (HBM) DRAM.","key":"e_1_3_2_1_30_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1145\/2749469.2750392"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1145\/3037697.3037736"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1145\/3079856.3080245"},{"volume-title":"Towards Automatic HBM Allocation Using LLVM: A Case Study with Knights Landing. In Third Workshop on the LLVM Compiler Infrastructure in HPC. https:\/\/doi.org\/10","year":"1886","author":"Khaldi D.","key":"e_1_3_2_1_34_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1145\/1772690.1772751"},{"volume-title":"Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation. https:\/\/doi.org\/10","author":"Kwon Y.","key":"e_1_3_2_1_36_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_37_1","DOI":"10.1109\/ISSCC.2019.8662367"},{"key":"e_1_3_2_1_38_1","first-page":"516","article-title":"Hybrid Memory Cube System Interconnect Directory-Based Cache Coherence Methodology","volume":"14","author":"Leidel J.","year":"2015","journal-title":"US Patent App."},{"unstructured":"Linux. 2009. Transparent Hugepages. https:\/\/lwn.net\/ Articles\/359158  Linux. 2009. Transparent Hugepages. https:\/\/lwn.net\/ Articles\/359158","key":"e_1_3_2_1_39_1"},{"unstructured":"Linux. 2018. PMEM NUMA Node and Hotness Accounting\/Migration. https:\/\/lkml.org\/lkml\/2018\/12\/26\/138  Linux. 2018. PMEM NUMA Node and Hotness Accounting\/Migration. https:\/\/lkml.org\/lkml\/2018\/12\/26\/138","key":"e_1_3_2_1_40_1"},{"volume-title":"Intel Optane Data Center Persistent Memory. In 2019 IEEE Hot Chips 31 Symposium.","author":"Looi L.","key":"e_1_3_2_1_41_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_42_1","DOI":"10.1109\/CGO.2004.1281660"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_43_1","DOI":"10.1145\/3373376.3378525"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_44_1","DOI":"10.1145\/1566445.1566553"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_45_1","DOI":"10.1145\/1122971.1122987"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_46_1","DOI":"10.1109\/HPCA.2015.7056027"},{"unstructured":"Micron. 2016. 3D XPoint Technology. https:\/\/www.micron.com\/products\/advanced-solutions\/3d-xpoint-technology  Micron. 2016. 3D XPoint Technology. https:\/\/www.micron.com\/products\/advanced-solutions\/3d-xpoint-technology","key":"e_1_3_2_1_47_1"},{"unstructured":"R. C. Murphy K. B. Wheeler B. W. Barrett and J. A. Ang. 2010. Introducing the Graph 500. Sandia National Laboratories.  R. C. Murphy K. B. Wheeler B. W. Barrett and J. A. Ang. 2010. Introducing the Graph 500. Sandia National Laboratories.","key":"e_1_3_2_1_48_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_49_1","DOI":"10.1145\/2807591.2807626"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_50_1","DOI":"10.1109\/IPDPS.2018.00042"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_51_1","DOI":"10.1145\/844128.844138"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_52_1","DOI":"10.1145\/3196886"},{"volume-title":"Proceedings of the 2017 International Symposium on Code Generation and Optimization. https:\/\/doi.org\/10","author":"Ottoni G.","key":"e_1_3_2_1_53_1"},{"volume-title":"Proceedings of the 2019 IEEE\/ACM International Symposium on Code Generation and Optimization. https:\/\/doi.org\/10","author":"Panchenko M.","key":"e_1_3_2_1_54_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_55_1","DOI":"10.1145\/3297858.3304064"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_56_1","DOI":"10.1145\/93542.93550"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_57_1","DOI":"10.1109\/MICRO.2012.30"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_58_1","DOI":"10.1145\/1555754.1555760"},{"unstructured":"Redis. 2020. redis.io. https:\/\/redis.io  Redis. 2020. redis.io. https:\/\/redis.io","key":"e_1_3_2_1_59_1"},{"doi-asserted-by":"crossref","unstructured":"A. Rudoff. 2017. Persistent Memory Programming. Login: The Usenix Magazine.  A. Rudoff. 2017. Persistent Memory Programming. Login: The Usenix Magazine.","key":"e_1_3_2_1_60_1","DOI":"10.1145\/3145617.3158213"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_61_1","DOI":"10.1145\/3368826.3377914"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_62_1","DOI":"10.1145\/384265.291012"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_63_1","DOI":"10.1109\/CLUSTER.2017.50"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_64_1","DOI":"10.1145\/3314221.3314650"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_65_1","DOI":"10.1109\/HPCA.2014.6835958"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_66_1","DOI":"10.1145\/3205289.3205320"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_67_1","DOI":"10.1145\/3126908.3126923"},{"volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis. https:\/\/doi.org\/10","author":"Wu K.","key":"e_1_3_2_1_68_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_69_1","DOI":"10.1145\/3297858.3304024"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_70_1","DOI":"10.1145\/3385412.3385977"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_71_1","DOI":"10.1109\/RTCSA.2014.6910524"}],"event":{"sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"acronym":"LCTES '21","name":"LCTES '21: 22nd ACM SIGPLAN\/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Virtual Canada"},"container-title":["Proceedings of the 22nd ACM SIGPLAN\/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3461648.3463844","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3461648.3463844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:49:05Z","timestamp":1750193345000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3461648.3463844"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,22]]},"references-count":71,"alternative-id":["10.1145\/3461648.3463844","10.1145\/3461648"],"URL":"https:\/\/doi.org\/10.1145\/3461648.3463844","relation":{},"subject":[],"published":{"date-parts":[[2021,6,22]]},"assertion":[{"value":"2021-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}