{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T11:08:27Z","timestamp":1768993707402,"version":"3.49.0"},"reference-count":46,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>\n            Cache coherence ensures correctness of cached data in multi-core processors. Traditional implementations of existing protocols make them unscalable for many core architectures. While snoopy coherence requires unscalable ordered networks, directory coherence is weighed down by high area and energy overheads. In this work, we propose Wireless-enabled Share-aware Hybrid (WiSH) to provide scalable coherence in many core processors. WiSH implements a novel Snoopy over Directory protocol using on-chip wireless links and hierarchical, clustered Network-on-Chip to achieve low-overhead and highly efficient coherence. A local directory protocol maintains coherence within a cluster of cores, while coherence among such clusters is achieved through global snoopy protocol. The ordered network for global snooping is provided through low-latency and low-energy broadcast wireless links. The overheads are further reduced through share-aware cache segmentation to eliminate coherence for private blocks. Evaluations show that WiSH reduces traffic by\n            <jats:inline-formula>\n              <jats:alternatives>\n                <jats:tex-math>\n                  \n                <\/jats:tex-math>\n              <\/jats:alternatives>\n            <\/jats:inline-formula>\n            and runtime by\n            <jats:inline-formula>\n              <jats:alternatives>\n                <jats:tex-math>\n                  \n                <\/jats:tex-math>\n              <\/jats:alternatives>\n            <\/jats:inline-formula>\n            , while requiring\n            <jats:inline-formula>\n              <jats:alternatives>\n                <jats:tex-math>\n                  \n                <\/jats:tex-math>\n              <\/jats:alternatives>\n            <\/jats:inline-formula>\n            smaller storage and\n            <jats:inline-formula>\n              <jats:alternatives>\n                <jats:tex-math>\n                  \n                <\/jats:tex-math>\n              <\/jats:alternatives>\n            <\/jats:inline-formula>\n            lower energy as compared to existing hierarchical and hybrid coherence protocols. Owing to its modularity, WiSH provides highly efficient and scalable coherence for many core processors.\n          <\/jats:p>","DOI":"10.1145\/3462775","type":"journal-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:50:18Z","timestamp":1631573418000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A Novel Hybrid Cache Coherence with Global Snooping for Many-core Architectures"],"prefix":"10.1145","volume":"27","author":[{"given":"Sri Harsha","family":"Gade","sequence":"first","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,9,13]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669143"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 67\u201378","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , L. S. Peh , and N. K. Jha . 2009. In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects . In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 67\u201378 . https:\/\/doi.org\/10.1109\/HPCA. 2009 .4798238 10.1109\/HPCA.2009.4798238 N. Agarwal, L. S. Peh, and N. K. Jha. 2009. In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 67\u201378. https:\/\/doi.org\/10.1109\/HPCA.2009.4798238"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IEEE International Symposium on Phased Array Systems and Technology (PAST). 1\u20136. https:\/\/doi.org\/10","author":"Asaduzzaman A.","year":"2016","unstructured":"A. Asaduzzaman and K. K. Chidella . 2016. A novel directory-based hybrid cache coherence protocol for shared memory multiprocessors . In Proceedings of the IEEE International Symposium on Phased Array Systems and Technology (PAST). 1\u20136. https:\/\/doi.org\/10 .1109\/ARRAY. 2016 .7832588 10.1109\/ARRAY.2016.7832588 A. Asaduzzaman and K. K. Chidella. 2016. A novel directory-based hybrid cache coherence protocol for shared memory multiprocessors. In Proceedings of the IEEE International Symposium on Phased Array Systems and Technology (PAST). 1\u20136. https:\/\/doi.org\/10.1109\/ARRAY.2016.7832588"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967962"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000076"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665680"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062278"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.224"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370829"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201917)","author":"Gade S. H.","year":"2017","unstructured":"S. H. Gade , S. Garg , and S. Deb . 2017. OFDM-based high data rate, fading resilient transceiver for wireless networks-on-chip . In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201917) . 483\u2013488. https:\/\/doi.org\/10.1109\/ISVLSI. 2017 .90 10.1109\/ISVLSI.2017.90 S. H. Gade, S. Garg, and S. Deb. 2017. OFDM-based high data rate, fading resilient transceiver for wireless networks-on-chip. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201917). 483\u2013488. https:\/\/doi.org\/10.1109\/ISVLSI.2017.90"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.09.004"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308185"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1999263"},{"key":"e_1_2_1_17_1","unstructured":"Joel Hruska. 2018. Intel Uses New Foveros 3D Chip-Stacking to Build Core Atom on Same Silicon. ExtremeTech. Retrieved from https:\/\/www.extremetech.com\/computing\/282137-intel-uses-new-foveros-3d-chip-stacking-technology-to-build-core-atom-on-the-same-silicon.  Joel Hruska. 2018. Intel Uses New Foveros 3D Chip-Stacking to Build Core Atom on Same Silicon. ExtremeTech. Retrieved from https:\/\/www.extremetech.com\/computing\/282137-intel-uses-new-foveros-3d-chip-stacking-technology-to-build-core-atom-on-the-same-silicon."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2611756"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS\u201917)","author":"Kaushik S.","unstructured":"S. Kaushik , M. Agrawal , H. K. Mondal , S. H. Gade , and S. Deb . 2017. Path loss-aware adaptive transmission power control scheme for energy-efficient wireless NoC . In Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS\u201917) . 132\u2013135. S. Kaushik, M. Agrawal, H. K. Mondal, S. H. Gade, and S. Deb. 2017. Path loss-aware adaptive transmission power control scheme for energy-efficient wireless NoC. In Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS\u201917). 132\u2013135."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1882453.1882458"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.217"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the IEEE 66th Electronic Components and Technology Conference (ECTC\u201916)","author":"Mahajan R.","year":"2016","unstructured":"R. Mahajan , R. Sankman , N. Patel , D. Kim , K. Aygun , Z. Qian , Y. Mekonnen , I. Salama , S. Sharan , D. Iyengar , and D. Mallik . 2016. Embedded multi-die interconnect bridge (EMIB)\u2014A high-density, high-bandwidth packaging interconnect . In Proceedings of the IEEE 66th Electronic Components and Technology Conference (ECTC\u201916) . 557\u2013565. https:\/\/doi.org\/10.1109\/ECTC. 2016 .201 10.1109\/ECTC.2016.201 R. Mahajan, R. Sankman, N. Patel, D. Kim, K. Aygun, Z. Qian, Y. Mekonnen, I. Salama, S. Sharan, D. Iyengar, and D. Mallik. 2016. Embedded multi-die interconnect bridge (EMIB)\u2014A high-density, high-bandwidth packaging interconnect. In Proceedings of the IEEE 66th Electronic Components and Technology Conference (ECTC\u201916). 557\u2013565. https:\/\/doi.org\/10.1109\/ECTC.2016.201"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2789983"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859640"},{"key":"e_1_2_1_28_1","volume-title":"Jouppi Naveen Muralimanohar, and Rajeev Balasubramonian","author":"Norman","year":"2009","unstructured":"Norman P. Jouppi Naveen Muralimanohar, and Rajeev Balasubramonian . 2009 . CACTI 6.0: A Tool to Model Large Caches. Retrieved from https:\/\/www.hpl.hp.com\/techreports\/2009\/HPL-2009-85.html. Norman P. Jouppi Naveen Muralimanohar, and Rajeev Balasubramonian. 2009. CACTI 6.0: A Tool to Model Large Caches. Retrieved from https:\/\/www.hpl.hp.com\/techreports\/2009\/HPL-2009-85.html."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3015770"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.43"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Ros A.","year":"2015","unstructured":"A. Ros , M. Davari , and S. Kaxiras . 2015. Hierarchical private\/shared classification: The key to simple and efficient coherence for clustered cache hierarchies . In Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915) . 186\u2013197. https:\/\/doi.org\/10.1109\/HPCA. 2015 .7056032 10.1109\/HPCA.2015.7056032 A. Ros, M. Davari, and S. Kaxiras. 2015. Hierarchical private\/shared classification: The key to simple and efficient coherence for clustered cache hierarchies. In Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915). 186\u2013197. https:\/\/doi.org\/10.1109\/HPCA.2015.7056032"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2528241"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"e_1_2_1_34_1","unstructured":"David Schor. 2018. AMD Announces Threadripper 2 Chiplets Aid Core Scaling. WikiChip. Retrieved from https:\/\/fuse.wikichip.org\/news\/1569\/amd-announces-threadripper-2-chiplets-aid-core-scaling\/.  David Schor. 2018. AMD Announces Threadripper 2 Chiplets Aid Core Scaling. WikiChip. Retrieved from https:\/\/fuse.wikichip.org\/news\/1569\/amd-announces-threadripper-2-chiplets-aid-core-scaling\/."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.54"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.15"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228511"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854294"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297682"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3462775","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3462775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:27Z","timestamp":1750195887000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3462775"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,13]]},"references-count":46,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3462775"],"URL":"https:\/\/doi.org\/10.1145\/3462775","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,13]]},"assertion":[{"value":"2020-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}