{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T23:10:24Z","timestamp":1771888224343,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,12,2]],"date-time":"2021-12-02T00:00:00Z","timestamp":1638403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-18-1-2022, N00014-19-1-2493, N00014-21- 1-2523"],"award-info":[{"award-number":["N00014-18-1-2022, N00014-19-1-2493, N00014-21- 1-2523"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,12,6]]},"DOI":"10.1145\/3464298.3493388","type":"proceedings-article","created":{"date-parts":[[2021,12,2]],"date-time":"2021-12-02T23:39:52Z","timestamp":1638488392000},"page":"104-118","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Xar-trek"],"prefix":"10.1145","author":[{"given":"Edson","family":"Horta","sequence":"first","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ho-Ren","family":"Chuang","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naarayanan Rao","family":"VSathish","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cesar","family":"Philippidis","sequence":"additional","affiliation":[{"name":"Rasec Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Barbalace","sequence":"additional","affiliation":[{"name":"The University of Edinburgh, Edinburgh, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Olivier","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binoy","family":"Ravindran","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,12,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Amazon Web Services. 2021. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/  Amazon Web Services. 2021. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"e_1_3_2_1_2_1","unstructured":"Baidu Cloud. 2021. FPGA Cloud Server. https:\/\/cloud.baidu.com\/product\/fpga.html.  Baidu Cloud. 2021. FPGA Cloud Server. https:\/\/cloud.baidu.com\/product\/fpga.html."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3381052.3381321"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037738"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741962"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2018.8645138"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818613.2818747"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3046426"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00062"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00026"},{"key":"e_1_3_2_1_13_1","unstructured":"Alibaba Cloud. 2021. f1 FPGA-accelerated compute optimized instance family. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.htm#section-3f4-xet-8t8.  Alibaba Cloud. 2021. f1 FPGA-accelerated compute optimized instance family. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.htm#section-3f4-xet-8t8."},{"key":"e_1_3_2_1_14_1","unstructured":"Alibaba Cloud. 2021. f3 FPGA-accelerated compute optimized instance family. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.htm#section-9xy-ea1-wz9.  Alibaba Cloud. 2021. f3 FPGA-accelerated compute optimized instance family. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.htm#section-9xy-ea1-wz9."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2151004"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2019.00084"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/3358807.3358838"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/957717.957772"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307441.3307446"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1184\/R1\/6604793.v1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3313808.3313819"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 10th USENIX Conference on Operating Systems Design and Implementation","author":"Gordon Mark S.","year":"2012","unstructured":"Mark S. Gordon , D. Anoushe Jamshidi , Scott Mahlke , Z. Morley Mao , and Xu Chen . 2012 . COMET: Code Offload by Migrating Execution Transparently . In Proceedings of the 10th USENIX Conference on Operating Systems Design and Implementation ( Hollywood, CA, USA) (OSDI'12). USENIX Association, USA, 93--106. https:\/\/www.usenix.org\/conference\/osdi12\/technical-sessions\/presentation\/gordon Mark S. Gordon, D. Anoushe Jamshidi, Scott Mahlke, Z. Morley Mao, and Xu Chen. 2012. COMET: Code Offload by Migrating Execution Transparently. In Proceedings of the 10th USENIX Conference on Operating Systems Design and Implementation (Hollywood, CA, USA) (OSDI'12). USENIX Association, USA, 93--106. https:\/\/www.usenix.org\/conference\/osdi12\/technical-sessions\/presentation\/gordon"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/989393.989401"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375316"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310305"},{"key":"e_1_3_2_1_26_1","unstructured":"Huawei Cloud. 2021. FPGA Accelerated Cloud Server. https:\/\/www.huaweicloud.com\/en-us\/product\/fcs.html.  Huawei Cloud. 2021. FPGA Accelerated Cloud Server. https:\/\/www.huaweicloud.com\/en-us\/product\/fcs.html."},{"key":"e_1_3_2_1_27_1","unstructured":"InAccel. 2021. InAccel Accelerated Machine Learning Suite on the Nimbix Cloud with Xilinx Alveo. https:\/\/www.nimbix.net\/accelerated-machine-learning-cloud-inaccel.  InAccel. 2021. InAccel Accelerated Machine Learning Suite on the Nimbix Cloud with Xilinx Alveo. https:\/\/www.nimbix.net\/accelerated-machine-learning-cloud-inaccel."},{"key":"e_1_3_2_1_28_1","unstructured":"Intel. 2021. Intel\u00ae AgilexTM FPGA and SoC. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/agilex.html?wapkw=agilex  Intel. 2021. Intel\u00ae Agilex TM FPGA and SoC. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/agilex.html?wapkw=agilex"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00031"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854047"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577381"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050748.3050764"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3009347"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699676"},{"key":"e_1_3_2_1_35_1","volume-title":"2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Liu Ming","year":"2019","unstructured":"Ming Liu , Simon Peter , Arvind Krishnamurthy , and Phitchaya Mangpo Phothilimthana . 2019 . E3: Energy-Efficient Microservices on SmartNIC-Accelerated Servers . In 2019 USENIX Annual Technical Conference (USENIX ATC 19) . USENIX Association, Renton, WA, 363--378. https:\/\/www.usenix.org\/conference\/atc19\/presentation\/liu-ming Ming Liu, Simon Peter, Arvind Krishnamurthy, and Phitchaya Mangpo Phothilimthana. 2019. E3: Energy-Efficient Microservices on SmartNIC-Accelerated Servers. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). USENIX Association, Renton, WA, 363--378. https:\/\/www.usenix.org\/conference\/atc19\/presentation\/liu-ming"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00029"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2761748"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2490301.2451167"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00053"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00061"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307681.3325408"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Oracle. 2021. Oracle Cloud Infrastructure: Ampere A1 Compute. https:\/\/www.oracle.com\/cloud\/compute\/arm\/.  Oracle. 2021. Oracle Cloud Infrastructure: Ampere A1 Compute. https:\/\/www.oracle.com\/cloud\/compute\/arm\/.","DOI":"10.1007\/978-1-4842-5506-3_1"},{"key":"e_1_3_2_1_45_1","unstructured":"OVHcloud. 2020. Using FPGAs in an agile development workflow. https:\/\/www.ovh.com\/blog\/using-fpgas-in-an-agile-development-workflow\/.  OVHcloud. 2020. Using FPGAs in an agile development workflow. https:\/\/www.ovh.com\/blog\/using-fpgas-in-an-agile-development-workflow\/."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00030"},{"key":"e_1_3_2_1_47_1","volume-title":"Lucky Scheduling for Energy-Efficient Heterogeneous Multi-Core Systems. In 2012 Workshop on Power-Aware Computing and Systems (HotPower 12)","author":"Petrucci Vinivius","year":"2012","unstructured":"Vinivius Petrucci , Orlando Loques , and Daniel Mosse . 2012 . Lucky Scheduling for Energy-Efficient Heterogeneous Multi-Core Systems. In 2012 Workshop on Power-Aware Computing and Systems (HotPower 12) . USENIX Association, Hollywood, CA. https:\/\/www.usenix.org\/conference\/hotpower12\/workshop-program\/presentation\/Petrucci Vinivius Petrucci, Orlando Loques, and Daniel Mosse. 2012. Lucky Scheduling for Energy-Efficient Heterogeneous Multi-Core Systems. In 2012 Workshop on Power-Aware Computing and Systems (HotPower 12). USENIX Association, Hollywood, CA. https:\/\/www.usenix.org\/conference\/hotpower12\/workshop-program\/presentation\/Petrucci"},{"key":"e_1_3_2_1_48_1","volume-title":"Many-Core Architecture Research Community (MARC) Symposiumat SPLASH 2013","author":"Sadini Marina","year":"2013","unstructured":"Marina Sadini , Antonio Barbalace , Binoy Ravindran , and Francesco Quaglia . 2013 . A Page Coherency Protocol for Popcorn Replicated-kernel Operating System . In Many-Core Architecture Research Community (MARC) Symposiumat SPLASH 2013 . http:\/\/www.mscs.mu.edu\/~brylow\/SPLASH-MARC-2013\/Barbalace.pdf Marina Sadini, Antonio Barbalace, Binoy Ravindran, and Francesco Quaglia. 2013. A Page Coherency Protocol for Popcorn Replicated-kernel Operating System. In Many-Core Architecture Research Community (MARC) Symposiumat SPLASH 2013. http:\/\/www.mscs.mu.edu\/~brylow\/SPLASH-MARC-2013\/Barbalace.pdf"},{"key":"e_1_3_2_1_49_1","volume-title":"Augmenting Operating Systems With the GPU. CoRR abs\/1305.3345","author":"Sun Weibin","year":"2013","unstructured":"Weibin Sun and Robert Ricci . 2013. Augmenting Operating Systems With the GPU. CoRR abs\/1305.3345 ( 2013 ). arXiv:1305.3345 http:\/\/arxiv.org\/abs\/1305.3345 Weibin Sun and Robert Ricci. 2013. Augmenting Operating Systems With the GPU. CoRR abs\/1305.3345 (2013). arXiv:1305.3345 http:\/\/arxiv.org\/abs\/1305.3345"},{"key":"e_1_3_2_1_50_1","unstructured":"Jakub Szefer. 2021. Architectures and Security of FPGA-Accelerated Cloud Computing. https:\/\/www.sigarch.org\/architectures-and-security-of-fpga-accelerated-cloud-computing\/.  Jakub Szefer. 2021. Architectures and Security of FPGA-Accelerated Cloud Computing. https:\/\/www.sigarch.org\/architectures-and-security-of-fpga-accelerated-cloud-computing\/."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378528"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3315569"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665692"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197402"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847269"},{"key":"e_1_3_2_1_56_1","unstructured":"Xilinx. 2020. Alveo U25 SmartNIC Accelerator Card. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u25.html#overview  Xilinx. 2020. Alveo U25 SmartNIC Accelerator Card. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u25.html#overview"},{"key":"e_1_3_2_1_57_1","unstructured":"Xilinx. 2020. Alveo U50 Data Center Accelerator Card Data Sheet. https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds965-u50.pdf  Xilinx. 2020. Alveo U50 Data Center Accelerator Card Data Sheet. https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds965-u50.pdf"},{"key":"e_1_3_2_1_58_1","volume-title":"Vitis Unified Software Development Platform","year":"2020","unstructured":"Xilinx. 2020. Vitis Unified Software Development Platform 2020 .2 Documentation . https:\/\/www.xilinx.com\/html_docs\/xilinx2020_2\/vitis_doc\/kme1569523-964461.html Xilinx. 2020. Vitis Unified Software Development Platform 2020.2 Documentation. https:\/\/www.xilinx.com\/html_docs\/xilinx2020_2\/vitis_doc\/kme1569523-964461.html"},{"key":"e_1_3_2_1_59_1","unstructured":"Xilinx. 2021. VersalTM Adaptive Compute Acceleration Platform (ACAP). https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds950-versal-overview.pdf  Xilinx. 2021. Versal TM Adaptive Compute Acceleration Platform (ACAP). https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds950-versal-overview.pdf"},{"key":"e_1_3_2_1_60_1","unstructured":"Xilinx. 2021. Xilinx Runtime Library. https:\/\/www.xilinx.com\/products\/design-tools\/vitis\/xrt.html#overview  Xilinx. 2021. Xilinx Runtime Library. https:\/\/www.xilinx.com\/products\/design-tools\/vitis\/xrt.html#overview"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.596"},{"key":"e_1_3_2_1_62_1","unstructured":"ZDNET. 2019. AWS Graviton2: What it means for ARM in the data center cloud enterprise AWS. https:\/\/www.zdnet.com\/article\/aws-graviton2-what-it-means-for-arm-in-the-data-center-cloud-enterprise-aws\/.  ZDNET. 2019. AWS Graviton2: What it means for ARM in the data center cloud enterprise AWS. https:\/\/www.zdnet.com\/article\/aws-graviton2-what-it-means-for-arm-in-the-data-center-cloud-enterprise-aws\/."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2876865"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"}],"event":{"name":"Middleware '21: 22nd International Middleware Conference","location":"Qu\u00e9bec city Canada","acronym":"Middleware '21","sponsor":["ACM Association for Computing Machinery","USENIX Assoc USENIX Assoc","IFIP"]},"container-title":["Proceedings of the 22nd International Middleware Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3464298.3493388","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3464298.3493388","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3464298.3493388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:12:15Z","timestamp":1750191135000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3464298.3493388"}},"subtitle":["run-time execution migration among FPGAs and heterogeneous-ISA CPUs"],"short-title":[],"issued":{"date-parts":[[2021,12,2]]},"references-count":64,"alternative-id":["10.1145\/3464298.3493388","10.1145\/3464298"],"URL":"https:\/\/doi.org\/10.1145\/3464298.3493388","relation":{},"subject":[],"published":{"date-parts":[[2021,12,2]]},"assertion":[{"value":"2021-12-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}