{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:08Z","timestamp":1750220528796,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,11,3]],"date-time":"2021-11-03T00:00:00Z","timestamp":1635897600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"crossref","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>We present a ReRAM memory compiler for monolithic 3D (M3D) integrated circuits (IC). We develop ReRAM architectures for M3D ICs using 1T-1R bit cells and single and multiple tiers of transistors for access and peripheral circuits. The compiler includes an automated flow for generation of subarrays of different dimensions and larger arrays of a target capacity by integrating multiple subarrays. The compiler is demonstrated using an M3D process design kit (PDK) based on a Carbon Nanotube Transistor technology. The PDK includes multiple layers of transistors and back-end-of-the-line integrated ReRAM. Simulations show the compiled ReRAM macros with multiple tiers of transistors reduces footprint and improves performance over the macros with single-tier transistors. The compiler creates layout views that are exported into library exchange format or graphic data system for full-array assembly and schematic\/symbol views to extract per-bit read\/write energy and read latency. Comparison of the proposed M3D subarray architectures with baseline 2D subarrays, generated with a custom-designed set of bit cells and peripherals, demonstrate up to 48% area reduction and 13% latency improvement.<\/jats:p>","DOI":"10.1145\/3466681","type":"journal-article","created":{"date-parts":[[2021,11,3]],"date-time":"2021-11-03T15:01:24Z","timestamp":1635951684000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A ReRAM Memory Compiler for Monolithic 3D Integrated Circuits in a Carbon Nanotube Process"],"prefix":"10.1145","volume":"18","author":[{"given":"Edward","family":"Lee","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daehyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,11,3]]},"reference":[{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201919)","author":"Amer Aya G.","key":"e_1_2_1_1_1","unstructured":"Aya G. Amer , Rebecca Ho , Gage Hills , Anantha P. Chandrakasan , and Max M. Shulaker . 2019. 29.8 SHARC: Self-healing analog with RRAM and CNFETs . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201919) . 470\u2013472. Aya G. Amer, Rebecca Ho, Gage Hills, Anantha P. Chandrakasan, and Max M. Shulaker. 2019. 29.8 SHARC: Self-healing analog with RRAM and CNFETs. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201919). 470\u2013472."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0419-7"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. 434\u2013436","author":"Chang Meng-Fan","year":"2012","unstructured":"Meng-Fan Chang , Che-Wei Wu , Chia-Cheng Kuo , Shin-Jang Shen , Ku-Feng Lin , Shu-Meng Yang , Ya-Chin King , Chorng-Jung Lin , and Yu-Der Chih . 2012 . A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time . In Proceedings of the IEEE International Solid-State Circuits Conference. 434\u2013436 . Meng-Fan Chang, Che-Wei Wu, Chia-Cheng Kuo, Shin-Jang Shen, Ku-Feng Lin, Shu-Meng Yang, Ya-Chin King, Chorng-Jung Lin, and Yu-Der Chih. 2012. A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time. In Proceedings of the IEEE International Solid-State Circuits Conference. 434\u2013436."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472601"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201918)","author":"Chen Wei-Hao","year":"2018","unstructured":"Wei-Hao Chen , Kai-Xiang Li , Wei-Yu Lin , Kuo-Hsiang Hsu , Pin-Yi Li , Cheng-Han Yang , Cheng-Xin Xue , En-Yu Yang , Yen-Kai Chen , Yun-Sheng Chang , Tzu-Hsiang Hsu , Ya-Chin King , Chorng-Jung Lin , Ren-Shuo Liu , Chih-Cheng Hsieh , Kea-Tiong Tang , and Meng-Fan Chang . 2018 . A 65 nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201918) . 494\u2013496. Wei-Hao Chen, Kai-Xiang Li, Wei-Yu Lin, Kuo-Hsiang Hsu, Pin-Yi Li, Cheng-Han Yang, Cheng-Xin Xue, En-Yu Yang, Yen-Kai Chen, Yun-Sheng Chang, Tzu-Hsiang Hsu, Ya-Chin King, Chorng-Jung Lin, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, and Meng-Fan Chang. 2018. A 65 nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201918). 494\u2013496."},{"volume-title":"Proceedings of the Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers. 1\u20132.","author":"Ahn Chiyui","key":"e_1_2_1_8_1","unstructured":"Chiyui Ahn , Zizhen Jiang , Chi-Shuen Lee , Hong-Yu Chen , J. Liang , L. S. Liyanage , and H. P. Wong . 2014. A 1TnR array architecture using a one-dimensional selection device . In Proceedings of the Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers. 1\u20132. Chiyui Ahn, Zizhen Jiang, Chi-Shuen Lee, Hong-Yu Chen, J. Liang, L. S. Liyanage, and H. P. Wong. 2014. A 1TnR array architecture using a one-dimensional selection device. In Proceedings of the Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers. 1\u20132."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2873016"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting. 27","author":"Fenouillet-Beranger C.","key":"e_1_2_1_11_1","unstructured":"C. Fenouillet-Beranger , B. Mathieu , B. Previtali , M-P. Samson , N. Rambal , V. Benevent , S. Kerdiles , J-P. Barnes , D. Barge , P. Besson , R. Kachtouli , M. Casse , X. Garros , A. Laurent , F. Nemouchi , K. Huet , I. Toque-Tresonne , D. Lafond , H. Dansas , F. Aussenac , G. Druais , P. Perreau , E. Richard , S. Chhun , E. Petitprez , N. Guillot , F. Deprat , L. Pasini , L. Brunet , V. Lu , C. Reita , P. Batude , and M. Vinet . 2014. New insights on bottom layer thermal stability and laser annealing promises for high performance 3D VLSI . In Proceedings of the IEEE International Electron Devices Meeting. 27 .5.1\u201327.5.4. C. Fenouillet-Beranger, B.Mathieu, B. Previtali, M-P. Samson, N.Rambal, V. Benevent, S. Kerdiles, J-P. Barnes, D. Barge, P. Besson, R. Kachtouli, M. Casse, X. Garros, A. Laurent, F. Nemouchi, K. Huet, I. Toque-Tresonne, D.Lafond, H. Dansas, F. Aussenac, G. Druais, P. Perreau, E. Richard, S. Chhun, E. Petitprez, N. Guillot, F. Deprat, L. Pasini, L. Brunet, V. Lu, C. Reita, P. Batude, and M. Vinet.2014. New insights on bottom layer thermal stability and laser annealing promises for high performance 3D VLSI. In Proceedings of the IEEE International Electron Devices Meeting. 27.5.1\u201327.5.4."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2871841"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467714"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the IEEE International Reliability Physics Symposium (IRPS\u201915)","author":"Kannan Sukeshwar","year":"2015","unstructured":"Sukeshwar Kannan , Rahul Agarwal , Arnaud Bousquet , Geetha Aluri , and Hui-Shan Chang . 2015 . Device performance analysis on 20 nm technology thin wafers in a 3D package . In Proceedings of the IEEE International Reliability Physics Symposium (IRPS\u201915) . Sukeshwar Kannan, Rahul Agarwal, Arnaud Bousquet, Geetha Aluri, and Hui-Shan Chang. 2015. Device performance analysis on 20 nm technology thin wafers in a 3D package. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS\u201915)."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952542"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916)","author":"Liu Yongpan","year":"2016","unstructured":"Yongpan Liu , Zhibo Wang , Albert Lee , Fang Su , Chieh Pu Lo , Zhe Yuan , Chien Chen Lin , Qi Wei , Yu Wang , Ya Chin King , Chrong Jung Lin , Pedram Khalili , Kang Lung Wang , Meng Fan Chang , and Huazhong Yang . 2016 . 4.7 A 65 nm ReRAM-enabled nonvolatile processor with 6\\times reduction in restore time and 4\\times higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916) . 84\u201386. Yongpan Liu, Zhibo Wang, Albert Lee, Fang Su, Chieh Pu Lo, Zhe Yuan, Chien Chen Lin, Qi Wei, Yu Wang, Ya Chin King, Chrong Jung Lin, Pedram Khalili, Kang Lung Wang, Meng Fan Chang, and Huazhong Yang. 2016. 4.7 A 65 nm ReRAM-enabled nonvolatile processor with 6\\times reduction in restore time and 4\\times higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916). 84\u201386."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437603"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference (CICC\u201908)","author":"Nho H. Henry","key":"e_1_2_1_19_1","unstructured":"H. Henry Nho , Mark Horowitz , and S. Simon Wong . 2008. A high-speed, low-power 3D-SRAM architecture . In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC\u201908) . 201\u2013204. H. Henry Nho, Mark Horowitz, and S. Simon Wong. 2008. A high-speed, low-power 3D-SRAM architecture. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC\u201908). 201\u2013204."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323486"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934643"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the Symposium on VLSI Technology (VLSI-Technology\u201914)","author":"\u00a0al M. M.","year":"2014","unstructured":"M. M. Shulaker et \u00a0al . 2014 . Monolithic three-dimensional integration of carbon nanotube FETs with silicon CMOS . In Proceedings of the Symposium on VLSI Technology (VLSI-Technology\u201914) . 1\u20132. M. M. Shulaker et\u00a0al. 2014. Monolithic three-dimensional integration of carbon nanotube FETs with silicon CMOS. In Proceedings of the Symposium on VLSI Technology (VLSI-Technology\u201914). 1\u20132."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature22994"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757089"},{"volume-title":"Proceedings of the IEEE VLSI Symposium on Technology and Circuits.","author":"Srimani T.","key":"e_1_2_1_27_1","unstructured":"T. Srimani , G. Hills , M. Bishop , C. Lau , P. Kanhaiya , R. Ho , A. Amer , M. Chao , A. Yu , A. Wright , A. Ratkovich , D. Aguilar , A. Bramer , C. Cecman , A. Chov , G. Clark , G. Michaelson , M. Johnson , K. Kelley , P. Manos , K. Mi , U. Suriono , S. Vuntangboon , H. Xue , J. Humes , S. Soares , B. Jones , S. Burack , Arvind, A. Chandrakasan , B. Ferguson , M. Nelson , and M. M. Shulaker . 2020. Heterogeneous integration of BEOL logic and memory in a commercial foundry: Multi-tier complementary carbon nanotube logic and resistive RAM at a 130 nm node . In Proceedings of the IEEE VLSI Symposium on Technology and Circuits. T. Srimani, G. Hills, M. Bishop, C. Lau, P. Kanhaiya, R. Ho, A. Amer, M. Chao, A. Yu, A.Wright, A. Ratkovich, D. Aguilar, A. Bramer, C. Cecman, A. Chov, G. Clark, G. Michaelson, M. Johnson, K. Kelley, P. Manos, K. Mi, U. Suriono, S. Vuntangboon, H. Xue, J. Humes, S. Soares, B. Jones, S. Burack, Arvind, A. Chandrakasan, B. Ferguson, M. Nelson, and M. M. Shulaker. 2020. Heterogeneous integration of BEOL logic and memory in a commercial foundry: Multi-tier complementary carbon nanotube logic and resistive RAM at a 130 nm node. In Proceedings of the IEEE VLSI Symposium on Technology and Circuits."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2888640"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218645"},{"volume-title":"Proceedings of the SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S\u201914)","author":"Vinet M.","key":"e_1_2_1_30_1","unstructured":"M. Vinet , P. Batude , C. Fenouillet-Beranger , F. Clermidy , L. Brunet , O. Rozeau , J. M. Hartmannn , O. Billoint , G. Cibrario , B. Previtali , C. Tabone , B. Sklenard , O. Turkyilmaz , F Ponthenier , N. Rambal , M. P. Samson , F. Deprat , V. Lu , L. Pasini , S. Thuries , H. Sarhan , J.-E. Michallet , and O. Faynot . 2014. Monolithic 3D integration: A powerful alternative to classical 2D scaling . In Proceedings of the SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S\u201914) . 1\u20133. M. Vinet, P. Batude, C. Fenouillet-Beranger, F. Clermidy, L. Brunet, O. Rozeau, J. M. Hartmannn, O. Billoint, G. Cibrario, B. Previtali, C. Tabone, B. Sklenard, O. Turkyilmaz, F Ponthenier, N. Rambal, M. P. Samson, F. Deprat, V. Lu, L. Pasini, S. Thuries, H. Sarhan, J.-E. Michallet, and O. Faynot. 2014. Monolithic 3D integration: A powerful alternative to classical 2D scaling. In Proceedings of the SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S\u201914). 1\u20133."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870560"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466681","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:52Z","timestamp":1750195492000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466681"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,3]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3466681"],"URL":"https:\/\/doi.org\/10.1145\/3466681","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2021,11,3]]},"assertion":[{"value":"2020-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-11-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}