{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:45Z","timestamp":1772725605691,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":73,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1750503 (CAREER),1814430"],"award-info":[{"award-number":["1750503 (CAREER),1814430"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480042","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"654-666","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Turnpike: Lightweight Soft Error Resilience for In-Order Cores"],"prefix":"10.1145","author":[{"given":"Jianping","family":"Zeng","sequence":"first","affiliation":[{"name":"Purdue University, United States of America"}]},{"given":"Hongjune","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University"}]},{"given":"Jaejin","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Korea, South - Republic of Korea"}]},{"given":"Changhee","family":"Jung","sequence":"additional","affiliation":[{"name":"Purdue University, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"principles, techniques. Addison wesley 7, 8","author":"Aho V","year":"1986","unstructured":"Alfred\u00a0 V Aho , Ravi Sethi , and Jeffrey\u00a0 D Ullman . 1986. Compilers , principles, techniques. Addison wesley 7, 8 ( 1986 ), 9. Alfred\u00a0V Aho, Ravi Sethi, and Jeffrey\u00a0D Ullman. 1986. Compilers, principles, techniques. Addison wesley 7, 8 (1986), 9."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM.[n.d.]. ARM Cortex-A53 Processor Technique Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0500d\/DDI0500D_cortex_a53_r0p2_trm.pdf  ARM.[n.d.]. ARM Cortex-A53 Processor Technique Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0500d\/DDI0500D_cortex_a53_r0p2_trm.pdf"},{"key":"e_1_3_2_1_3_1","volume-title":"The Arm Automotive Guide: Arm-based Automotive Partner Demonstrations Highlights for CES","author":"ARM.","year":"2018","unstructured":"ARM. 2018 . The Arm Automotive Guide: Arm-based Automotive Partner Demonstrations Highlights for CES 2020. ARM. 2018. The Arm Automotive Guide: Arm-based Automotive Partner Demonstrations Highlights for CES 2020."},{"key":"e_1_3_2_1_4_1","unstructured":"ARM. 2018. How to Make Autonomous Vehicles a Reality with Arm.  ARM. 2018. How to Make Autonomous Vehicles a Reality with Arm."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.23919\/ACC.2019.8815309"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358279"},{"key":"e_1_3_2_1_10_1","volume-title":"Risk perception and the public acceptance of drones. Risk analysis 35, 6","author":"Clothier A","year":"2015","unstructured":"Reece\u00a0 A Clothier , Dominique\u00a0 A Greer , Duncan\u00a0 G Greer , and Amisha\u00a0 M Mehta . 2015. Risk perception and the public acceptance of drones. Risk analysis 35, 6 ( 2015 ), 1167\u20131183. Reece\u00a0A Clothier, Dominique\u00a0A Greer, Duncan\u00a0G Greer, and Amisha\u00a0M Mehta. 2015. Risk perception and the public acceptance of drones. Risk analysis 35, 6 (2015), 1167\u20131183."},{"key":"e_1_3_2_1_11_1","volume-title":"Engineering a compiler","author":"Cooper Keith","unstructured":"Keith Cooper and Linda Torczon . 2011. Engineering a compiler . Elsevier . Keith Cooper and Linda Torczon. 2011. Engineering a compiler. Elsevier."},{"key":"e_1_3_2_1_12_1","unstructured":"XTIM Corporation. 2021. Bionic Bird (Biomimetic Drone) Instruction Manual. https:\/\/bionicbird.com\/wp-content\/uploads\/pdf\/Bionicbird_manual\/Bionic_Bird_Deluxe_Package_Manual_EN.pdf.  XTIM Corporation. 2021. Bionic Bird (Biomimetic Drone) Instruction Manual. https:\/\/bionicbird.com\/wp-content\/uploads\/pdf\/Bionicbird_manual\/Bionic_Bird_Deluxe_Package_Manual_EN.pdf."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6495002"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Marc\u00a0A De\u00a0Kruijf Karthikeyan Sankaralingam and Somesh Jha. 2012. Static analysis and compiler design for idempotent processing. In ACM SIGPLAN Notices Vol.\u00a047. ACM 475\u2013486.  Marc\u00a0A De\u00a0Kruijf Karthikeyan Sankaralingam and Somesh Jha. 2012. Static analysis and compiler design for idempotent processing. In ACM SIGPLAN Notices Vol.\u00a047. ACM 475\u2013486.","DOI":"10.1145\/2345156.2254120"},{"key":"e_1_3_2_1_15_1","volume-title":"Extra Bits on SRAM and DRAM Errors - More Data From the Field. Silicon Errors in Logic - System Effects (SELSE-10)","author":"DeBardeleben N","year":"2014","unstructured":"N DeBardeleben , S Blanchard , V Sridharan , S Gurumurthi , J Stearley , K Ferreira , and J Shalf . 2014. Extra Bits on SRAM and DRAM Errors - More Data From the Field. Silicon Errors in Logic - System Effects (SELSE-10) , Stanford University (April 1, 2014 2014). N DeBardeleben, S Blanchard, V Sridharan, S Gurumurthi, J Stearley, K Ferreira, and J Shalf. 2014. Extra Bits on SRAM and DRAM Errors - More Data From the Field. Silicon Errors in Logic - System Effects (SELSE-10), Stanford University (April 1, 2014 2014)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898054"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2793098"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656050"},{"key":"e_1_3_2_1_19_1","unstructured":"Guy Durrieu Madeleine Faug\u00e8re Sylvain Girbal Daniel\u00a0Gracia P\u00e9rez Claire Pagetti and Wolfgang Puffitsch. 2014. Predictable flight management system implementation on a multicore processor. In Embedded Real Time Software (ERTS\u201914).  Guy Durrieu Madeleine Faug\u00e8re Sylvain Girbal Daniel\u00a0Gracia P\u00e9rez Claire Pagetti and Wolfgang Puffitsch. 2014. Predictable flight management system implementation on a multicore processor. In Embedded Real Time Software (ERTS\u201914)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736063"},{"key":"e_1_3_2_1_21_1","volume-title":"Design and analysis of SIC: A provably timing-predictable pipelined processor core. Real-Time Systems","author":"Hahn Sebastian","year":"2019","unstructured":"Sebastian Hahn and Jan Reineke . 2019. Design and analysis of SIC: A provably timing-predictable pipelined processor core. Real-Time Systems ( 2019 ), 1\u201339. Sebastian Hahn and Jan Reineke. 2019. Design and analysis of SIC: A provably timing-predictable pipelined processor core. Real-Time Systems (2019), 1\u201339."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2434958"},{"key":"e_1_3_2_1_25_1","unstructured":"Texas Instruments. 2018. Advanced Driver Assistance (ADAS) Solutions Guide.  Texas Instruments. 2018. Advanced Driver Assistance (ADAS) Solutions Guide."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3323917"},{"key":"e_1_3_2_1_28_1","volume-title":"CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Jeong Ipoom","unstructured":"Ipoom Jeong , Seihoon Park , Changmin Lee , and Won\u00a0Woo Ro. 2020. CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE , 383\u2013396. Ipoom Jeong, Seihoon Park, Changmin Lee, and Won\u00a0Woo Ro. 2020. CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 383\u2013396."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386033"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854059"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of SELSE(2008)","author":"Li Man-Lap","year":"2008","unstructured":"Man-Lap Li , Pradeep Ramachandran , Swarup\u00a0 K Sahoo , Sarita\u00a0 V Adve , Vikram\u00a0 S Adve , and Yuanyuan Zhou . 2008 . Swat: An error resilient system . Proceedings of SELSE(2008) . Man-Lap Li, Pradeep Ramachandran, Swarup\u00a0K Sahoo, Sarita\u00a0V Adve, Vikram\u00a0S Adve, and Yuanyuan Zhou. 2008. Swat: An error resilient system. Proceedings of SELSE(2008)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00029"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2016.7547183"},{"key":"e_1_3_2_1_37_1","volume-title":"Clover: Compiler directed lightweight soft error resilience. In ACM Sigplan Notices, Vol.\u00a050. ACM, 2.","author":"Liu Qingrui","year":"2015","unstructured":"Qingrui Liu , Changhee Jung , Dongyoon Lee , and Devesh Tiwari . 2015 . Clover: Compiler directed lightweight soft error resilience. In ACM Sigplan Notices, Vol.\u00a050. ACM, 2. Qingrui Liu, Changhee Jung, Dongyoon Lee, and Devesh Tiwari. 2015. Clover: Compiler directed lightweight soft error resilience. In ACM Sigplan Notices, Vol.\u00a050. ACM, 2."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/3014904.3014931"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195668"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2930667"},{"key":"e_1_3_2_1_41_1","volume-title":"Identification of Critical Variables for Soft Error Detection. In International Conference on Human Centered Computing. Springer, 310\u2013321","author":"Ma Junchi","year":"2016","unstructured":"Junchi Ma and Yun Wang . 2016 . Identification of Critical Variables for Soft Error Detection. In International Conference on Human Centered Computing. Springer, 310\u2013321 . Junchi Ma and Yun Wang. 2016. Identification of Critical Variables for Soft Error Detection. In International Conference on Human Centered Computing. Springer, 310\u2013321."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACC.2015.7170931"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11950-7_2"},{"key":"e_1_3_2_1_44_1","volume-title":"International Workshop on Languages and Compilers for Parallel Computing. Springer, 217\u2013233","author":"Mitropoulou Konstantina","year":"2013","unstructured":"Konstantina Mitropoulou , Vasileios Porpodas , and Marcelo Cintra . 2013 . DRIFT: Decoupled compiler-based instruction-level fault-tolerance . In International Workshop on Languages and Compilers for Parallel Computing. Springer, 217\u2013233 . Konstantina Mitropoulou, Vasileios Porpodas, and Marcelo Cintra. 2013. DRIFT: Decoupled compiler-based instruction-level fault-tolerance. In International Workshop on Languages and Compilers for Parallel Computing. Springer, 217\u2013233."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968508"},{"key":"e_1_3_2_1_46_1","unstructured":"Steven Muchnick 1997. Advanced compiler design implementation. Morgan kaufmann.  Steven Muchnick 1997. Advanced compiler design implementation. Morgan kaufmann."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"e_1_3_2_1_49_1","volume-title":"Flicker. In 2019 IEEE Symposium on Security and Privacy (SP). IEEE, 1397\u20131414","author":"Nassi Ben","year":"2019","unstructured":"Ben Nassi , Raz Ben-Netanel , Adi Shamir , and Yuval Elovici . 2019 . Drones\u2019 Cryptanalysis-Smashing Cryptography with a Flicker. In 2019 IEEE Symposium on Security and Privacy (SP). IEEE, 1397\u20131414 . Ben Nassi, Raz Ben-Netanel, Adi Shamir, and Yuval Elovici. 2019. Drones\u2019 Cryptanalysis-Smashing Cryptography with a Flicker. In 2019 IEEE Symposium on Security and Privacy (SP). IEEE, 1397\u20131414."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00005"},{"key":"e_1_3_2_1_51_1","article-title":"Aster: Multi-bit Soft Error Recovery Using Idempotent Processing","volume":"8","author":"Naveed Muhammad\u00a0Kashif","year":"2020","unstructured":"Muhammad\u00a0Kashif Naveed and Hui Wu . 2020 . Aster: Multi-bit Soft Error Recovery Using Idempotent Processing . IEEE Transactions on Emerging Topics in Computing 8 , 4 (2020). Muhammad\u00a0Kashif Naveed and Hui Wu. 2020. Aster: Multi-bit Soft Error Recovery Using Idempotent Processing. IEEE Transactions on Emerging Topics in Computing 8, 4 (2020).","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"Steven\u00a0K Reinhardt and Shubhendu\u00a0S Mukherjee. 2000. Transient fault detection via simultaneous multithreading. Vol.\u00a028. ACM.  Steven\u00a0K Reinhardt and Shubhendu\u00a0S Mukherjee. 2000. Transient fault detection via simultaneous multithreading. Vol.\u00a028. ACM.","DOI":"10.1145\/342001.339652"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"e_1_3_2_1_58_1","unstructured":"Martin Schoeberl Pascal Schleuniger Wolfgang Puffitsch Florian Brandner Christian\u00a0W Probst Sven Karlsson and Tommy Thorn. 2011. Towards a time-predictable dual-issue microprocessor: The Patmos approach. In Bringing Theory to Practice: Predictability and Performance in Embedded Systems Vol.\u00a018. 11\u201321.  Martin Schoeberl Pascal Schleuniger Wolfgang Puffitsch Florian Brandner Christian\u00a0W Probst Sven Karlsson and Tommy Thorn. 2011. Towards a time-predictable dual-issue microprocessor: The Patmos approach. In Bringing Theory to Practice: Predictability and Performance in Embedded Systems Vol.\u00a018. 11\u201321."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.29"},{"key":"e_1_3_2_1_60_1","unstructured":"Premkishore Shivakumar and Norman\u00a0P Jouppi. 2001. Cacti 3.0: An integrated cache timing power and area model. (2001).  Premkishore Shivakumar and Norman\u00a0P Jouppi. 2001. Cacti 3.0: An integrated cache timing power and area model. (2001)."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.98"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"e_1_3_2_1_63_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 533\u2013538","author":"So Hwisoo","year":"2018","unstructured":"Hwisoo So , Moslem Didehban , Yohan Ko , Aviral Shrivastava , and Kyoungwoo Lee . 2018 . EXPERT: Effective and flexible error protection by redundant multithreading. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 533\u2013538 . Hwisoo So, Moslem Didehban, Yohan Ko, Aviral Shrivastava, and Kyoungwoo Lee. 2018. EXPERT: Effective and flexible error protection by redundant multithreading. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 533\u2013538."},{"key":"e_1_3_2_1_64_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1559\u20131562","author":"So Hwisoo","year":"2019","unstructured":"Hwisoo So , Moslem Didehban , Aviral Shrivastava , and Kyoungwoo Lee . 2019 . A software-level redundant multithreading for soft\/hard error detection and recovery. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1559\u20131562 . Hwisoo So, Moslem Didehban, Aviral Shrivastava, and Kyoungwoo Lee. 2019. A software-level redundant multithreading for soft\/hard error detection and recovery. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1559\u20131562."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003568"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417916"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","unstructured":"Gaurang Upasani Xavier Vera and Antonio Gonzalez. 2012. Setting an error detection infrastructure with low cost acoustic wave detectors.. In ISCA. 333\u2013343.  Gaurang Upasani Xavier Vera and Antonio Gonzalez. 2012. Setting an error detection infrastructure with low cost acoustic wave detectors.. In ISCA. 333\u2013343.","DOI":"10.1145\/2366231.2337198"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"crossref","unstructured":"Gaurang Upasani Xavier Vera and Antonio Gonzalez. 2013. Reducing DUE-FIT of caches by exploiting acoustic wave detectors for error recovery.. In IOLTS. 85\u201391.  Gaurang Upasani Xavier Vera and Antonio Gonzalez. 2013. Reducing DUE-FIT of caches by exploiting acoustic wave detectors for error recovery.. In IOLTS. 85\u201391.","DOI":"10.1109\/IOLTS.2013.6604056"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"crossref","unstructured":"Gaurang Upasani Xavier Vera and Antonio Gonzalez. 2014. Avoiding core\u2019s DUE & SDC via acoustic wave detectors and tailored error containment and recovery.. In ISCA. 37\u201348.  Gaurang Upasani Xavier Vera and Antonio Gonzalez. 2014. Avoiding core\u2019s DUE & SDC via acoustic wave detectors and tailored error containment and recovery.. In ISCA. 37\u201348.","DOI":"10.1145\/2678373.2665682"},{"key":"e_1_3_2_1_70_1","article-title":"A Case for Acoustic Wave Detectors for Soft-Errors","author":"Upasani Gaurang","year":"2015","unstructured":"Gaurang Upasani , Xavier Vera , and Antonio Gonzalez . 2015 . A Case for Acoustic Wave Detectors for Soft-Errors . IEEE Trans. Comput. XX , 99 (2015). Gaurang Upasani, Xavier Vera, and Antonio Gonzalez. 2015. A Case for Acoustic Wave Detectors for Soft-Errors. IEEE Trans. Comput. XX, 99 (2015).","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2419652"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9054285"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.7"},{"key":"e_1_3_2_1_75_1","first-page":"188","article-title":"ReStore: Symptom-based soft error detection in microprocessors. Dependable and Secure Computing","volume":"3","author":"Wang J","year":"2006","unstructured":"Nicholas\u00a0 J Wang and Sanjay\u00a0 J Patel . 2006 . ReStore: Symptom-based soft error detection in microprocessors. Dependable and Secure Computing , IEEE Transactions on 3 , 3(2006), 188 \u2013 201 . Nicholas\u00a0J Wang and Sanjay\u00a0J Patel. 2006. ReStore: Symptom-based soft error detection in microprocessors. Dependable and Secure Computing, IEEE Transactions on 3, 3(2006), 188\u2013201.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259035"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-011-0183-4"},{"key":"e_1_3_2_1_78_1","first-page":"1","article-title":"A study of a three-dimensional self-propelled flying bird with flapping wings","volume":"58","author":"Zhu LinLin","year":"2015","unstructured":"LinLin Zhu , Hui Guan , and ChuiJie Wu . 2015 . A study of a three-dimensional self-propelled flying bird with flapping wings . SCIENCE CHINA Physics, Mechanics & Astronomy 58 , 9 (2015), 1 \u2013 16 . LinLin Zhu, Hui Guan, and ChuiJie Wu. 2015. A study of a three-dimensional self-propelled flying bird with flapping wings. SCIENCE CHINA Physics, Mechanics & Astronomy 58, 9 (2015), 1\u201316.","journal-title":"SCIENCE CHINA Physics, Mechanics & Astronomy"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480042","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480042","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480042","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:52Z","timestamp":1750195492000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480042"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":73,"alternative-id":["10.1145\/3466752.3480042","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480042","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}