{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:40:55Z","timestamp":1780357255972,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1823559,2010810"],"award-info":[{"award-number":["1823559,2010810"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480046","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"779-791","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["PDede: Partitioned, Deduplicated, Delta Branch Target Buffer"],"prefix":"10.1145","author":[{"given":"Niranjan K","family":"Soundararajan","sequence":"first","affiliation":[{"name":"Intel Labs, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Braun","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tanvir Ahmed","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Heiner","family":"Litz","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Labs, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2019. Icelake. https:\/\/www.anandtech.com\/show\/14514\/examining-intels-ice-lake-microarchitecture-and-sunny-cove\/.  2019. Icelake. https:\/\/www.anandtech.com\/show\/14514\/examining-intels-ice-lake-microarchitecture-and-sunny-cove\/."},{"key":"e_1_3_2_1_2_1","volume-title":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 27\u201339","author":"Adiga N.","unstructured":"N. Adiga , J. Bonanno , A. Collura , M. Heizmann , B.\u00a0 R. Prasky , and A. Saporito . 2020. The IBM z15 High Frequency Mainframe Branch Predictor Industrial Product . In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 27\u201339 . N. Adiga, J. Bonanno, A. Collura, M. Heizmann, B.\u00a0R. Prasky, and A. Saporito. 2020. The IBM z15 High Frequency Mainframe Branch Predictor Industrial Product. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 27\u201339."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00050"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00017"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00061"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123473"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508281"},{"key":"e_1_3_2_1_11_1","unstructured":"CBP-5. 2016. Championship Branch Prediction (CBP-5). https:\/\/www.jilp.org\/cbp2016\/.  CBP-5. 2016. Championship Branch Prediction (CBP-5). https:\/\/www.jilp.org\/cbp2016\/."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2674025.2576204"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2151007"},{"key":"e_1_3_2_1_15_1","volume-title":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society","author":"Farooq M.","year":"2010","unstructured":"M. Farooq , L. Chen , and L. Kurian . 2010. Value Based BTB Indexing for indirect jump prediction . In 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society , Los Alamitos, CA, USA. https:\/\/doi.org\/10.1109\/HPCA. 2010 .5416659 10.1109\/HPCA.2010.5416659 M. Farooq, L. Chen, and L. Kurian. 2010. Value Based BTB Indexing for indirect jump prediction. In 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, Los Alamitos, CA, USA. https:\/\/doi.org\/10.1109\/HPCA.2010.5416659"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155638"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771774"},{"key":"e_1_3_2_1_19_1","volume-title":"Bit-level Perceptron Prediction for Indirect Branches. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 27\u201338","author":"Garza E.","year":"2019","unstructured":"E. Garza , S. Mirbagher-Ajorpaz , T.\u00a0 A. Khan , and D.\u00a0 A. Jim\u00e9nez . 2019 . Bit-level Perceptron Prediction for Indirect Branches. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 27\u201338 . E. Garza, S. Mirbagher-Ajorpaz, T.\u00a0A. Khan, and D.\u00a0A. Jim\u00e9nez. 2019. Bit-level Perceptron Prediction for Indirect Branches. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 27\u201338."},{"key":"e_1_3_2_1_20_1","volume-title":"Bit-level Perceptron Prediction for Indirect Branches. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 27\u201338","author":"Garza E.","year":"2019","unstructured":"E. Garza , S. Mirbagher-Ajorpaz , T.\u00a0 A. Khan , and D.\u00a0 A. Jim\u00e9nez . 2019 . Bit-level Perceptron Prediction for Indirect Branches. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 27\u201338 . E. Garza, S. Mirbagher-Ajorpaz, T.\u00a0A. Khan, and D.\u00a0A. Jim\u00e9nez. 2019. Bit-level Perceptron Prediction for Indirect Branches. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 27\u201338."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378518"},{"key":"e_1_3_2_1_22_1","volume-title":"Evolution of the Samsung Exynos CPU Microarchitecture. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 40\u201351","author":"Grayson B.","unstructured":"B. Grayson , J. Rupley , G.\u00a0 Z. Zuraski , E. Quinnell , D.\u00a0 A. Jim\u00e9nez , T. Nakra , P. Kitchin , R. Hensley , E. Brekelbaum , V. Sinha , and A. Ghiya . 2020 . Evolution of the Samsung Exynos CPU Microarchitecture. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 40\u201351 . B. Grayson, J. Rupley, G.\u00a0Z. Zuraski, E. Quinnell, D.\u00a0A. Jim\u00e9nez, T. Nakra, P. Kitchin, R. Hensley, E. Brekelbaum, V. Sinha, and A. Ghiya. 2020. Evolution of the Samsung Exynos CPU Microarchitecture. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 40\u201351."},{"key":"e_1_3_2_1_23_1","unstructured":"Greg Hamerly Erez Perelman Jeremy Lau and Brad Calder. 2005. SimPoint 3.0: Faster and More Flexible Program Phase Analysis. Journal of Instruction Level Parallelism(2005) 1\u201328.  Greg Hamerly Erez Perelman Jeremy Lau and Brad Calder. 2005. SimPoint 3.0: Faster and More Flexible Program Phase Analysis. Journal of Instruction Level Parallelism(2005) 1\u201328."},{"key":"e_1_3_2_1_24_1","volume-title":"MSST 2004","author":"Hong Bo","year":"2004","unstructured":"Bo Hong and Demyn Plantenberg . 2004 . Duplicate Data Elimination in a SAN File System . MSST 2004 (2004), 14. Bo Hong and Demyn Plantenberg. 2004. Duplicate Data Elimination in a SAN File System. MSST 2004 (2004), 14."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel. 2017. 5-Level Paging and 5-Level EPT. Technical Report. Intel.  Intel. 2017. 5-Level Paging and 5-Level EPT. Technical Report. Intel."},{"key":"e_1_3_2_1_26_1","volume-title":"5555. Rebasing Instruction Prefetching: An Industry Perspective","author":"Ishii Y.","year":"2020","unstructured":"Y. Ishii , J. Lee , K. Nathella , and D. Sunwoo . 5555. Rebasing Instruction Prefetching: An Industry Perspective . IEEE Computer Architecture Letters 01 (oct 5555), 1\u20131. https:\/\/doi.org\/10.1109\/LCA. 2020 .3035068 10.1109\/LCA.2020.3035068 Y. Ishii, J. Lee, K. Nathella, and D. Sunwoo. 5555. Rebasing Instruction Prefetching: An Industry Perspective. IEEE Computer Architecture Letters01 (oct 5555), 1\u20131. https:\/\/doi.org\/10.1109\/LCA.2020.3035068"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830785"},{"key":"e_1_3_2_1_30_1","volume-title":"Twig: Profile-Guided BTB Prefetching for Data Center Applications. In 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Khan Tanvir\u00a0Ahmed","year":"2021","unstructured":"Tanvir\u00a0Ahmed Khan , Nathan Brown , Akshitha Sriraman , Niranjan\u00a0 K Soundararajan , Rakesh Kumar , Joseph Devietti , Sreenivas Subramoney , Gilles\u00a0 A Pokam , Heiner Litz , and Baris Kasikci . 2021 . Twig: Profile-Guided BTB Prefetching for Data Center Applications. In 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Tanvir\u00a0Ahmed Khan, Nathan Brown, Akshitha Sriraman, Niranjan\u00a0K Soundararajan, Rakesh Kumar, Joseph Devietti, Sreenivas Subramoney, Gilles\u00a0A Pokam, Heiner Litz, and Baris Kasikci. 2021. Twig: Profile-Guided BTB Prefetching for Data Center Applications. In 54th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_31_1","volume-title":"I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 146\u2013159","author":"Khan Tanvir\u00a0Ahmed","year":"2020","unstructured":"Tanvir\u00a0Ahmed Khan , Akshitha Sriraman , Joseph Devietti , Gilles Pokam , Heiner Litz , and Baris Kasikci . 2020 . I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 146\u2013159 . Tanvir\u00a0Ahmed Khan, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, and Baris Kasikci. 2020. I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 146\u2013159."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00063"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.227"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540731"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173178"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.53"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36265-7_56"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1071604.1071605"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337217"},{"key":"e_1_3_2_1_40_1","volume-title":"Elastic Instruction Fetching. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society","author":"Perais A.","year":"2019","unstructured":"A. Perais , R. Sheikh , L. Yen , M. McIlvaine , and R.\u00a0 D. Clancy . 2019 . Elastic Instruction Fetching. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society , Los Alamitos, CA, USA, 478\u2013490. https:\/\/doi.org\/10.1109\/HPCA. 2019.00059 10.1109\/HPCA.2019.00059 A. Perais, R. Sheikh, L. Yen, M. McIlvaine, and R.\u00a0D. Clancy. 2019. Elastic Instruction Fetching. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, Los Alamitos, CA, USA, 478\u2013490. https:\/\/doi.org\/10.1109\/HPCA.2019.00059"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.214687"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176264"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320085"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.919279"},{"key":"e_1_3_2_1_45_1","unstructured":"Andr\u00e9 Seznec. 2011. A 64-Kbytes ITTAGE indirect branch predictor. In JILP. https:\/\/hal.inria.fr\/hal-00639041  Andr\u00e9 Seznec. 2011. A 64-Kbytes ITTAGE indirect branch predictor. In JILP. https:\/\/hal.inria.fr\/hal-00639041"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232985"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124540"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.13"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903271"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322227"},{"key":"e_1_3_2_1_51_1","volume-title":"Computing and Communications Conference (Cat. No. 99CH36305)","author":"Tang D-CD","year":"1999","unstructured":"D-CD Tang , Ann Marie\u00a0Grizzaffi Maynard , and Lizy\u00a0Kurian John . 1999 . Contrasting branch characteristics and branch predictor performance of C++ and C programs. In 1999 IEEE International Performance , Computing and Communications Conference (Cat. No. 99CH36305) . IEEE, 275\u2013283. D-CD Tang, Ann Marie\u00a0Grizzaffi Maynard, and Lizy\u00a0Kurian John. 1999. Contrasting branch characteristics and branch predictor performance of C++ and C programs. In 1999 IEEE International Performance, Computing and Communications Conference (Cat. No. 99CH36305). IEEE, 275\u2013283."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"e_1_3_2_1_53_1","volume-title":"High Performance Computing(Lecture Notes in Computer Science)","author":"Veidenbaum V.","unstructured":"Alexander\u00a0 V. Veidenbaum . 1997. Instruction cache prefetching using multilevel branch prediction . In High Performance Computing(Lecture Notes in Computer Science) , Constantine Polychronopoulos, Kazuki Joe, Keijiro Araki, and Makoto Amamiya (Eds.). Springer , Berlin, Heidelberg , 51\u201370. https:\/\/doi.org\/10.1007\/BFb0024203 10.1007\/BFb0024203 Alexander\u00a0V. Veidenbaum. 1997. Instruction cache prefetching using multilevel branch prediction. In High Performance Computing(Lecture Notes in Computer Science), Constantine Polychronopoulos, Kazuki Joe, Keijiro Araki, and Makoto Amamiya (Eds.). Springer, Berlin, Heidelberg, 51\u201370. https:\/\/doi.org\/10.1007\/BFb0024203"},{"key":"e_1_3_2_1_54_1","unstructured":"Wikipedia contributors. 2018. ASLR. https:\/\/en.wikipedia.org\/wiki\/Address_space_layout_randomization.  Wikipedia contributors. 2018. ASLR. https:\/\/en.wikipedia.org\/wiki\/Address_space_layout_randomization."},{"key":"e_1_3_2_1_55_1","unstructured":"Wikipedia contributors. 2018. WebAssembly. https:\/\/en.wikipedia.org\/wiki\/WebAssembly.  Wikipedia contributors. 2018. WebAssembly. https:\/\/en.wikipedia.org\/wiki\/WebAssembly."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514220"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480046","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480046","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480046","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:52Z","timestamp":1750195492000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480046"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":57,"alternative-id":["10.1145\/3466752.3480046","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480046","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}