{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:31Z","timestamp":1772725591880,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["2011145"],"award-info":[{"award-number":["2011145"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480053","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"804-815","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Branch Runahead: An Alternative to Branch Prediction for Impossible to Predict Branches"],"prefix":"10.1145","author":[{"given":"Stephen","family":"Pruett","sequence":"first","affiliation":[{"name":"UT Austin, United States of America"}]},{"given":"Yale","family":"Patt","sequence":"additional","affiliation":[{"name":"UT Austin, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. NSF\/Intel Partnership on Foundational Microarchitecture Research (FoMR). ([n. d.]). https:\/\/www.nsf.gov\/pubs\/2019\/nsf19598\/nsf19598.htm  [n. d.]. NSF\/Intel Partnership on Foundational Microarchitecture Research (FoMR). ([n. d.]). https:\/\/www.nsf.gov\/pubs\/2019\/nsf19598\/nsf19598.htm"},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. Scarab. ([n. d.]). https:\/\/github.com\/hpsresearchgroup\/scarab  [n. d.]. Scarab. ([n. d.]). https:\/\/github.com\/hpsresearchgroup\/scarab"},{"key":"e_1_3_2_1_3_1","unstructured":"[n. d.]. The Standard Performance Evaluation Corporation (SPEC). The SPEC Benchmark Suite. ([n. d.]). http:\/\/www.spec.org  [n. d.]. The Standard Performance Evaluation Corporation (SPEC). The SPEC Benchmark Suite. ([n. d.]). http:\/\/www.spec.org"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787321"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_1_6_1","unstructured":"Scott Beamer Krste Asanovic and David\u00a0A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs\/1508.03619(2015). arxiv:1508.03619http:\/\/arxiv.org\/abs\/1508.03619  Scott Beamer Krste Asanovic and David\u00a0A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs\/1508.03619(2015). arxiv:1508.03619http:\/\/arxiv.org\/abs\/1508.03619"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300995"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003588"},{"key":"e_1_3_2_1_10_1","volume-title":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 92\u2013104","author":"Chauhan A.","year":"2020","unstructured":"A. Chauhan , J. Gaur , Z. Sperber , F. Sala , L. Rappoport , A. Yoaz , and S. Subramoney . 2020. Auto-Predication of Critical Branches* . In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 92\u2013104 . https:\/\/doi.org\/10.1109\/ISCA45697. 2020 .00019 10.1109\/ISCA45697.2020.00019 A. Chauhan, J. Gaur, Z. Sperber, F. Sala, L. Rappoport, A. Yoaz, and S. Subramoney. 2020. Auto-Predication of Critical Branches*. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 92\u2013104. https:\/\/doi.org\/10.1109\/ISCA45697.2020.00019"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.13"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522307"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658629"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414628"},{"key":"e_1_3_2_1_15_1","volume-title":"Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In The 49th Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO-49)","author":"Hashemi Milad","year":"2016","unstructured":"Milad Hashemi , Onur Mutlu , and Yale\u00a0 N. Patt . 2016 . Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In The 49th Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO-49) . IEEE Press, Piscataway, NJ, USA, Article 61, 12\u00a0pages. http:\/\/dl.acm.org\/citation.cfm?id=3 195638.3195712 Milad Hashemi, Onur Mutlu, and Yale\u00a0N. Patt. 2016. Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In The 49th Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO-49). IEEE Press, Piscataway, NJ, USA, Article 61, 12\u00a0pages. http:\/\/dl.acm.org\/citation.cfm?id=3195638.3195712"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830812"},{"key":"e_1_3_2_1_17_1","volume-title":"Multiperspective Perceptron Predictor. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5).","author":"Jim\u00e9nez D","year":"2016","unstructured":"D Jim\u00e9nez . 2016 . Multiperspective Perceptron Predictor. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). D Jim\u00e9nez. 2016. Multiperspective Perceptron Predictor. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)."},{"key":"e_1_3_2_1_18_1","volume-title":"Multiperspective Perceptron Predictor with TAGE. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5).","author":"Jim\u00e9nez D","year":"2016","unstructured":"D Jim\u00e9nez . 2016 . Multiperspective Perceptron Predictor with TAGE. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). D Jim\u00e9nez. 2016. Multiperspective Perceptron Predictor with TAGE. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00064"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3226098"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261383"},{"key":"e_1_3_2_1_26_1","volume-title":"Precise Runahead Execution. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 397\u2013410","author":"Naithani A.","year":"2020","unstructured":"A. Naithani , J. Feliu , A. Adileh , and L. Eeckhout . 2020 . Precise Runahead Execution. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 397\u2013410 . https:\/\/doi.org\/10.1109\/HPCA47549. 2020 .00040 10.1109\/HPCA47549.2020.00040 A. Naithani, J. Feliu, A. Adileh, and L. Eeckhout. 2020. Precise Runahead Execution. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 397\u2013410. https:\/\/doi.org\/10.1109\/HPCA47549.2020.00040"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086722"},{"key":"e_1_3_2_1_29_1","unstructured":"Stephen Pruett and Yale Patt. 2020. Dynamic Merge Point Prediction. arxiv:cs.AR\/2005.14691  Stephen Pruett and Yale Patt. 2020. Dynamic Merge Point Prediction. arxiv:cs.AR\/2005.14691"},{"key":"e_1_3_2_1_30_1","volume-title":"Dynamically Sizing the TAGE Branch Predictor. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5).","author":"Pruett Stephen","year":"2016","unstructured":"Stephen Pruett , Siavash Zangeneh , Ali Fakhrzadehgan , Ben Lin , and Yale Patt . 2016 . Dynamically Sizing the TAGE Branch Predictor. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). Stephen Pruett, Siavash Zangeneh, Ali Fakhrzadehgan, Ben Lin, and Yale Patt. 2016. Dynamically Sizing the TAGE Branch Predictor. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"e_1_3_2_1_32_1","volume-title":"JILP - Championship Branch Prediction.","author":"Seznec Andr\u00e9","unstructured":"Andr\u00e9 Seznec . 2014. TAGE-SC-L Branch Predictors . In JILP - Championship Branch Prediction. Minneapolis, United States . https:\/\/hal.inria.fr\/hal-01086920 Andr\u00e9 Seznec. 2014. TAGE-SC-L Branch Predictors. In JILP - Championship Branch Prediction. Minneapolis, United States. https:\/\/hal.inria.fr\/hal-01086920"},{"key":"e_1_3_2_1_33_1","volume-title":"5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5).","author":"Seznec Andre","year":"2016","unstructured":"Andre Seznec . 2016 . Exploring branch predictability limits with the MTAGE+SC predictor . In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). Andre Seznec. 2016. Exploring branch predictability limits with the MTAGE+SC predictor. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)."},{"key":"e_1_3_2_1_34_1","first-page":"8","article-title":"Control-Flow Decoupling: An Approach for Timely","volume":"64","author":"Sheikh R.","year":"2015","unstructured":"R. Sheikh , J. Tuck , and E. Rotenberg . 2015 . Control-Flow Decoupling: An Approach for Timely , Non-Speculative Branching. IEEE Trans. Comput. 64 , 8 (Aug 2015), 2182\u20132203. https:\/\/doi.org\/10.1109\/TC.2014.2361526 10.1109\/TC.2014.2361526 R. Sheikh, J. Tuck, and E. Rotenberg. 2015. Control-Flow Decoupling: An Approach for Timely, Non-Speculative Branching. IEEE Trans. Comput. 64, 8 (Aug 2015), 2182\u20132203. https:\/\/doi.org\/10.1109\/TC.2014.2361526","journal-title":"Non-Speculative Branching. IEEE Trans. Comput."},{"key":"e_1_3_2_1_35_1","volume-title":"Slipstream Processors Revisited: Exploiting Branch Sets. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 105\u2013117","author":"Srinivasan V.","year":"2020","unstructured":"V. Srinivasan , R.\u00a0B.\u00a0 R. Chowdhury , and E. Rotenberg . 2020 . Slipstream Processors Revisited: Exploiting Branch Sets. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 105\u2013117 . https:\/\/doi.org\/10.1109\/ISCA45697. 2020 .00020 10.1109\/ISCA45697.2020.00020 V. Srinivasan, R.\u00a0B.\u00a0R. Chowdhury, and E. Rotenberg. 2020. Slipstream Processors Revisited: Exploiting Branch Sets. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 105\u2013117. https:\/\/doi.org\/10.1109\/ISCA45697.2020.00020"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357013"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00022"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379246"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339676"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480053","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480053","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480053","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:52Z","timestamp":1750195492000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480053"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":39,"alternative-id":["10.1145\/3466752.3480053","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480053","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}