{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T01:34:44Z","timestamp":1783647284429,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":163,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480069","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"1182-1197","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["A Deeper Look into RowHammer\u2019s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses"],"prefix":"10.1145","author":[{"given":"Lois","family":"Orosa","sequence":"first","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abdullah Giray","family":"Yaglikci","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haocong","family":"Luo","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland and TOBB University of Economics and Technology, Turkey"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jisung","family":"Park","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hasan","family":"Hassan","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minesh","family":"Patel","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeremie S.","family":"Kim","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951730"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2015.7322462"},{"key":"e_1_3_2_1_3_1","volume-title":"https:\/\/support.apple.com\/en-us\/HT204934","author":"Apple Inc.","year":"2015","unstructured":"Apple Inc. About the Security Content of Mac EFI Security Update 2015-001. https:\/\/support.apple.com\/en-us\/HT204934 . June 2015 . Apple Inc.About the Security Content of Mac EFI Security Update 2015-001. https:\/\/support.apple.com\/en-us\/HT204934. June 2015."},{"key":"e_1_3_2_1_4_1","volume-title":"Yossi Oren","author":"Aweke Zelalem\u00a0Birhanu","year":"2016","unstructured":"Zelalem\u00a0Birhanu Aweke , Salessawi\u00a0Ferede Yitbarek , Rui Qiao , Reetuparna Das , Matthew Hicks , Yossi Oren , ANVIL : Software-Based Protection Against Next-Generation Rowhammer Attacks. In ASPLOS. 2016 . Zelalem\u00a0Birhanu Aweke, Salessawi\u00a0Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks. In ASPLOS. 2016."},{"key":"e_1_3_2_1_5_1","first-page":"117","article-title":"Row Hammer Refresh Command","volume":"9","author":"Bains Kuljit","year":"2015","unstructured":"Kuljit Bains , John Halbert , Christopher Mozak , Theodore Schoenborn , and Zvika Greenfield . Row Hammer Refresh Command . U.S. Patent 9 , 117 ,544. 2015 . Kuljit Bains, John Halbert, Christopher Mozak, Theodore Schoenborn, and Zvika Greenfield. Row Hammer Refresh Command. U.S. Patent 9,117,544. 2015.","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_6_1","first-page":"299","article-title":"Distributed Row Hammer Tracking","volume":"9","author":"Bains S","year":"2016","unstructured":"Kuljit\u00a0 S Bains and John\u00a0 B Halbert . Distributed Row Hammer Tracking . U.S. Patent 9 , 299 ,400. 2016 . Kuljit\u00a0S Bains and John\u00a0B Halbert. Distributed Row Hammer Tracking. U.S. Patent 9,299,400. 2016.","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_7_1","first-page":"384","article-title":"Row Hammer Monitoring Based on Stored Row Hammer Threshold Value","volume":"9","author":"Bains S","year":"2016","unstructured":"Kuljit\u00a0 S Bains and John\u00a0 B Halbert . Row Hammer Monitoring Based on Stored Row Hammer Threshold Value . U.S. Patent 9 , 384 ,821. 2016 . Kuljit\u00a0S Bains and John\u00a0B Halbert. Row Hammer Monitoring Based on Stored Row Hammer Threshold Value. U.S. Patent 9,384,821. 2016.","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2018.8494868"},{"key":"e_1_3_2_1_9_1","volume-title":"Lucian Cojocar. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec).","author":"Bennett Tanj","year":"2021","unstructured":"Tanj Bennett , Stefan Saroiu , Alec Wolman , and Lucian Cojocar. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec). 2021 . Tanj Bennett, Stefan Saroiu, Alec Wolman, and Lucian Cojocar. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec). 2021."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_29"},{"key":"e_1_3_2_1_11_1","unstructured":"Anil Bhattacharyya. On a Measure of Divergence between Two Statistical Populations Defined by Their Probability Distributions. Bull. Calcutta Math. Soc.1943.  Anil Bhattacharyya. On a Measure of Divergence between Two Statistical Populations Defined by Their Probability Distributions. Bull. Calcutta Math. Soc.1943."},{"key":"e_1_3_2_1_12_1","volume-title":"On a Class of Error Correcting Binary Group Codes. Information and control","author":"Bose Raj\u00a0Chandra","year":"1960","unstructured":"Raj\u00a0Chandra Bose and Dwijendra\u00a0 K Ray-Chaudhuri . On a Class of Error Correcting Binary Group Codes. Information and control . 1960 . Raj\u00a0Chandra Bose and Dwijendra\u00a0K Ray-Chaudhuri. On a Class of Error Correcting Binary Group Codes. Information and control. 1960."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"e_1_3_2_1_14_1","volume-title":"USENIX Security.","author":"Brasser Ferdinand","year":"2017","unstructured":"Ferdinand Brasser , Lucas Davi , David Gens , Christopher Liebchen , and Ahmad-Reza Sadeghi . Can\u2019t Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory . In USENIX Security. 2017 . Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi. Can\u2019t Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory. In USENIX Security. 2017."},{"key":"e_1_3_2_1_15_1","volume-title":"Erik Brunvand","author":"Carter John","year":"1999","unstructured":"John Carter , Wilson Hsieh , Leigh Stoller , Mark Swanson , Lixin Zhang , Erik Brunvand , Impulse : Building a Smarter Memory Controller. In HPCA. 1999 . John Carter, Wilson Hsieh, Leigh Stoller, Mark Swanson, Lixin Zhang, Erik Brunvand, Impulse: Building a Smarter Memory Controller. In HPCA. 1999."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_2_1_22_1","volume-title":"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division","author":"Dell J","year":"1997","unstructured":"Timothy\u00a0 J Dell . A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division . 1997 . Timothy\u00a0J Dell. A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division. 1997."},{"key":"e_1_3_2_1_23_1","volume-title":"Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect. 10,885,966","author":"Devaux Fabrice","year":"2021","unstructured":"Fabrice Devaux and Renaud Ayrignac . Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect. 10,885,966 . 2021 . Fabrice Devaux and Renaud Ayrignac. Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect. 10,885,966. 2021."},{"key":"e_1_3_2_1_24_1","volume-title":"DRAM Circuit Design: Fundamental and High-Speed Topics","author":"Everitt Brian","year":"1998","unstructured":"Brian Everitt . DRAM Circuit Design: Fundamental and High-Speed Topics . Cambridge University Press . 1998 . Brian Everitt. DRAM Circuit Design: Fundamental and High-Speed Topics. Cambridge University Press. 1998."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"e_1_3_2_1_26_1","volume-title":"Onur Mutlu, Cristiano Giuffrida, TRRespass: Exploiting the Many Sides of Target Row Refresh. In S&P.","author":"Frigo Pietro","year":"2020","unstructured":"Pietro Frigo , Emanuele Vannacci , Hasan Hassan , Victor van\u00a0der Veen , Onur Mutlu, Cristiano Giuffrida, TRRespass: Exploiting the Many Sides of Target Row Refresh. In S&P. 2020 . Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van\u00a0der Veen, Onur Mutlu, Cristiano Giuffrida, TRRespass: Exploiting the Many Sides of Target Row Refresh. In S&P. 2020."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2931347"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219661"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792886"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.118"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_1_33_1","volume-title":"A Remote Software-Induced Fault Attack in Javascript. arXiv:1507.06955 [cs.CR]","author":"Gruss Daniel","year":"2016","unstructured":"Daniel Gruss , Cl\u00e9mentine Maurice , and Stefan Mangard . Rowhammer.js : A Remote Software-Induced Fault Attack in Javascript. arXiv:1507.06955 [cs.CR] . 2016 . Daniel Gruss, Cl\u00e9mentine Maurice, and Stefan Mangard. Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript. arXiv:1507.06955 [cs.CR]. 2016."},{"key":"e_1_3_2_1_34_1","volume-title":"Error Detecting and Error Correcting Codes. The Bell system technical journal","author":"Hamming W","year":"1950","unstructured":"Richard\u00a0 W Hamming . Error Detecting and Error Correcting Codes. The Bell system technical journal . 1950 . Richard\u00a0W Hamming. Error Detecting and Error Correcting Codes. The Bell system technical journal. 1950."},{"key":"e_1_3_2_1_35_1","volume-title":"CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability. In ISCA.","author":"Hassan H.","year":"2019","unstructured":"H. Hassan , M. Patel , J.\u00a0 S. Kim , A.\u00a0 G. Ya\u011fl\u0131k\u00e7\u0131 , N. Vijaykumar , N. Mansouri Ghiasi , CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability. In ISCA. 2019 . H. Hassan, M. Patel, J.\u00a0S. Kim, A.\u00a0G. Ya\u011fl\u0131k\u00e7\u0131, N. Vijaykumar, N. Mansouri Ghiasi, CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability. In ISCA. 2019."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_3_2_1_37_1","volume-title":"Kaveh Razavi, and Onur Mutlu. Uncovering in-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications. In MICRO.","author":"Hassan Hasan","year":"2021","unstructured":"Hasan Hassan , Yahya\u00a0Can Tugrul , Jeremie\u00a0 S. Kim , Victor van\u00a0der Veen , Kaveh Razavi, and Onur Mutlu. Uncovering in-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications. In MICRO. 2021 . Hasan Hassan, Yahya\u00a0Can Tugrul, Jeremie\u00a0S. Kim, Victor van\u00a0der Veen, Kaveh Razavi, and Onur Mutlu. Uncovering in-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications. In MICRO. 2021."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_3_2_1_39_1","unstructured":"Alexis Hocquenghem. Codes Correcteurs d\u2019Erreurs. Chiffers. 1959.  Alexis Hocquenghem. Codes Correcteurs d\u2019Erreurs. Chiffers. 1959."},{"key":"e_1_3_2_1_40_1","first-page":"3","article-title":"Boxplots for Large Data","volume":"26","author":"Hofmann Heike","unstructured":"Heike Hofmann , Hadley Wickham , and Karen Kafadar . Letter-Value Plots : Boxplots for Large Data . Journal of Computational and Graphical Statistics 26 , 3 . 2017. https:\/\/doi.org\/10.1080\/10618600.2017.1305277 arXiv:https:\/\/doi.org\/10.1080\/10618600.2017.1305277 10.1080\/10618600.2017.1305277 Heike Hofmann, Hadley Wickham, and Karen Kafadar. Letter-Value Plots: Boxplots for Large Data. Journal of Computational and Graphical Statistics 26, 3. 2017. https:\/\/doi.org\/10.1080\/10618600.2017.1305277 arXiv:https:\/\/doi.org\/10.1080\/10618600.2017.1305277","journal-title":"Journal of Computational and Graphical Statistics"},{"key":"e_1_3_2_1_41_1","volume-title":"USENIX Security.","author":"Hong Sanghyun","year":"2019","unstructured":"Sanghyun Hong , Pietro Frigo , Yi\u011fitcan Kaya , Cristiano Giuffrida , and Tudor Dumitra\u015f . Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks . In USENIX Security. 2019 . Sanghyun Hong, Pietro Frigo, Yi\u011fitcan Kaya, Cristiano Giuffrida, and Tudor Dumitra\u015f. Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks. In USENIX Security. 2019."},{"key":"e_1_3_2_1_42_1","volume-title":"ISIS.","author":"Horiguchi Masashi","year":"1997","unstructured":"Masashi Horiguchi . Redundancy Techniques for High-Density DRAMs . In ISIS. 1997 . Masashi Horiguchi. Redundancy Techniques for High-Density DRAMs. In ISIS. 1997."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_10"},{"key":"e_1_3_2_1_45_1","volume-title":"ISCA.","author":"Ipek Engin","year":"2008","unstructured":"Engin Ipek , Onur Mutlu , Jos\u00e9\u00a0 F Mart\u00ednez , and Rich Caruana . Self-Optimizing Memory Controllers: A Reinforcement Learning Approach . In ISCA. 2008 . Engin Ipek, Onur Mutlu, Jos\u00e9\u00a0F Mart\u00ednez, and Rich Caruana. Self-Optimizing Memory Controllers: A Reinforcement Learning Approach. In ISCA. 2008."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04478-0"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_2_1_48_1","volume-title":"Integrated Circuits Thermal Measurement Method - Electrical Test Method (Single Semiconductor Device)","author":"JEDEC.","year":"1995","unstructured":"JEDEC. EIA\/JESD51-1 : Integrated Circuits Thermal Measurement Method - Electrical Test Method (Single Semiconductor Device) . 1995 . JEDEC. EIA\/JESD51-1: Integrated Circuits Thermal Measurement Method - Electrical Test Method (Single Semiconductor Device). 1995."},{"key":"e_1_3_2_1_49_1","volume-title":"JESD79-3: DDR3 SDRAM Standard","author":"JEDEC.","year":"2012","unstructured":"JEDEC. JESD79-3: DDR3 SDRAM Standard . 2012 . JEDEC. JESD79-3: DDR3 SDRAM Standard. 2012."},{"key":"e_1_3_2_1_50_1","volume-title":"JESD209-5A: LPDDR5 SDRAM Standard","author":"JEDEC.","year":"2020","unstructured":"JEDEC. JESD209-5A: LPDDR5 SDRAM Standard . 2020 . JEDEC. JESD209-5A: LPDDR5 SDRAM Standard. 2020."},{"key":"e_1_3_2_1_51_1","volume-title":"JESD235C: High Bandwidth Memory (HBM) DRAM","author":"JEDEC.","year":"2020","unstructured":"JEDEC. JESD235C: High Bandwidth Memory (HBM) DRAM . 2020 . JEDEC. JESD235C: High Bandwidth Memory (HBM) DRAM. 2020."},{"key":"e_1_3_2_1_52_1","volume-title":"JESD79-4C: DDR4 SDRAM Standard","author":"JEDEC.","year":"2020","unstructured":"JEDEC. JESD79-4C: DDR4 SDRAM Standard . 2020 . JEDEC. JESD79-4C: DDR4 SDRAM Standard. 2020."},{"key":"e_1_3_2_1_53_1","volume-title":"JESD79-5: DDR5 SDRAM Standard","author":"JEDEC.","year":"2020","unstructured":"JEDEC. JESD79-5: DDR5 SDRAM Standard . 2020 . JEDEC. JESD79-5: DDR5 SDRAM Standard. 2020."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329811"},{"key":"e_1_3_2_1_55_1","volume-title":"HPCA.","author":"Jian Xun","year":"2013","unstructured":"Xun Jian and Rakesh Kumar . Adaptive Reliability Chipkill Correct (ARCC) . In HPCA. 2013 . Xun Jian and Rakesh Kumar. Adaptive Reliability Chipkill Correct (ARCC). In HPCA. 2013."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586119"},{"key":"e_1_3_2_1_57_1","volume-title":"Time Window Optimized for DRAM Row-Hammer Prevention","author":"Kang Ingab","year":"2020","unstructured":"Ingab Kang , Eojin Lee , and Jung\u00a0Ho Ahn . CAT-TWO: Counter-Based Adaptive Tree , Time Window Optimized for DRAM Row-Hammer Prevention . IEEE Access . 2020 . Ingab Kang, Eojin Lee, and Jung\u00a0Ho Ahn. CAT-TWO: Counter-Based Adaptive Tree, Time Window Optimized for DRAM Row-Hammer Prevention. IEEE Access. 2020."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_59_1","volume-title":"DRAM Circuit Design: A Tutorial","author":"Keeth B.","year":"2001","unstructured":"B. Keeth and R.J. Baker . DRAM Circuit Design: A Tutorial . Wiley . 2001 . B. Keeth and R.J. Baker. DRAM Circuit Design: A Tutorial. Wiley. 2001."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_3_2_1_62_1","volume-title":"A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM. CAL","author":"Khan Samira","year":"2016","unstructured":"Samira Khan , Chris Wilkerson , Donghyuk Lee , Alaa\u00a0 R Alameldeen , and Onur Mutlu . A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM. CAL . 2016 . Samira Khan, Chris Wilkerson, Donghyuk Lee, Alaa\u00a0R Alameldeen, and Onur Mutlu. A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM. CAL. 2016."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_2_1_64_1","volume-title":"Architectural Support for Mitigating Row Hammering in DRAM Memories. CAL","author":"Kim Dae-Hyun","year":"2014","unstructured":"Dae-Hyun Kim , Prashant\u00a0 J Nair , and Moinuddin\u00a0 K Qureshi . Architectural Support for Mitigating Row Hammering in DRAM Memories. CAL . 2014 . Dae-Hyun Kim, Prashant\u00a0J Nair, and Moinuddin\u00a0K Qureshi. Architectural Support for Mitigating Row Hammering in DRAM Memories. CAL. 2014."},{"key":"e_1_3_2_1_65_1","volume-title":"ISCA.","author":"Kim Jungrae","year":"2016","unstructured":"Jungrae Kim , Michael Sullivan , Sangkug Lym , and Mattan Erez . All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer memory . In ISCA. 2016 . Jungrae Kim, Michael Sullivan, Sangkug Lym, and Mattan Erez. All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer memory. In ISCA. 2016."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"e_1_3_2_1_69_1","volume-title":"ISCA.","author":"Kim S.","year":"2020","unstructured":"Jeremie\u00a0 S. Kim , Minesh Patel , Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 , Hasan Hassan , Roknoddin Azizi , Lois Orosa , Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques . In ISCA. 2020 . Jeremie\u00a0S. Kim, Minesh Patel, Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Hasan Hassan, Roknoddin Azizi, Lois Orosa, Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques. In ISCA. 2020."},{"key":"e_1_3_2_1_70_1","volume-title":"ISCA.","author":"Kim Y.","year":"2014","unstructured":"Y. Kim , R. Daly , J. Kim , C. Fallin , J.\u00a0 H. Lee , D. Lee , Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors . In ISCA. 2014 . Y. Kim, R. Daly, J. Kim, C. Fallin, J.\u00a0H. Lee, D. Lee, Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In ISCA. 2014."},{"key":"e_1_3_2_1_71_1","volume-title":"HPCA.","author":"Kim Yoongu","year":"2010","unstructured":"Yoongu Kim , Dongsu Han , Onur Mutlu , and Mor Harchol-Balter . ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers . In HPCA. 2010 . Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers. In HPCA. 2010."},{"key":"e_1_3_2_1_72_1","volume-title":"ISCA.","author":"Kim Yoongu","year":"2012","unstructured":"Yoongu Kim , Vivek Seshadri , Donghyuk Lee , Jamie Liu , Onur Mutlu , Yoongu Kim , A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM . In ISCA. 2012 . Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, Onur Mutlu, Yoongu Kim, A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM. In ISCA. 2012."},{"key":"e_1_3_2_1_73_1","volume-title":"OSDI.","author":"Konoth Radhesh\u00a0Krishnan","year":"2018","unstructured":"Radhesh\u00a0Krishnan Konoth , Marco Oliverio , Andrei Tatar , Dennis Andriesse , Herbert Bos , Cristiano Giuffrida , ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks . In OSDI. 2018 . Radhesh\u00a0Krishnan Konoth, Marco Oliverio, Andrei Tatar, Dennis Andriesse, Herbert Bos, Cristiano Giuffrida, ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks. In OSDI. 2018."},{"key":"e_1_3_2_1_74_1","volume-title":"Konstantinos Kanellopoulos","author":"Koppula Skanda","year":"2019","unstructured":"Skanda Koppula , Lois Orosa , A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 , Roknoddin Azizi , Taha Shahroodi , Konstantinos Kanellopoulos , EDEN : Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM. In MICRO. 2019 . Skanda Koppula, Lois Orosa, A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Roknoddin Azizi, Taha Shahroodi, Konstantinos Kanellopoulos, EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM. In MICRO. 2019."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_78_1","volume-title":"HPCA.","author":"Lee Donghyuk","year":"2013","unstructured":"Donghyuk Lee , Yoongu Kim , Vivek Seshadri , Jamie Liu , Lavanya Subramanian , and Onur Mutlu . Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture . In HPCA. 2013 . Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu. Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture. In HPCA. 2013."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"e_1_3_2_1_80_1","volume-title":"ISCA.","author":"Lee Eojin","year":"2019","unstructured":"Eojin Lee , Ingab Kang , Sukhan Lee , G Edward Suh , and Jung Ho Ahn . TWiCe: Preventing Row-Hammering by Exploiting Time Window Counters . In ISCA. 2019 . Eojin Lee, Ingab Kang, Sukhan Lee, G Edward Suh, and Jung Ho Ahn. TWiCe: Preventing Row-Hammering by Exploiting Time Window Counters. In ISCA. 2019."},{"key":"e_1_3_2_1_81_1","volume-title":"Green Memory Solution. Investor\u2019s Forum","author":"Lee J.","year":"2014","unstructured":"J. Lee . Green Memory Solution. Investor\u2019s Forum . 2014 . J. Lee. Green Memory Solution. Investor\u2019s Forum. 2014."},{"key":"e_1_3_2_1_82_1","volume-title":"Lukas Raab","author":"Lipp Moritz","year":"1805","unstructured":"Moritz Lipp , Misiker\u00a0Tadesse Aga , Michael Schwarz , Daniel Gruss , Cl\u00e9mentine Maurice , Lukas Raab , Nethammer : Inducing Rowhammer Faults Through Network Requests . arXiv: 1805 .04956 [cs.CR]. 2018. Moritz Lipp, Misiker\u00a0Tadesse Aga, Michael Schwarz, Daniel Gruss, Cl\u00e9mentine Maurice, Lukas Raab, Nethammer: Inducing Rowhammer Faults Through Network Requests. arXiv:1805.04956 [cs.CR]. 2018."},{"key":"e_1_3_2_1_83_1","volume-title":"ISCA.","author":"Liu Jamie","year":"2013","unstructured":"Jamie Liu , Ben Jaiyen , Yoongu Kim , Chris Wilkerson , Onur Mutlu , J Liu , An Experimental Study of Data Retention Behavior in Modern DRAM Devices . In ISCA. 2013 . Jamie Liu, Ben Jaiyen, Yoongu Kim, Chris Wilkerson, Onur Mutlu, J Liu, An Experimental Study of Data Retention Behavior in Modern DRAM Devices. In ISCA. 2013."},{"key":"e_1_3_2_1_84_1","volume-title":"ISCA.","author":"Liu Jamie","year":"2012","unstructured":"Jamie Liu , Ben Jaiyen , Richard Veras , and Onur Mutlu . RAIDR: Retention-Aware Intelligent DRAM Refresh . In ISCA. 2012 . Jamie Liu, Ben Jaiyen, Richard Veras, and Onur Mutlu. RAIDR: Retention-Aware Intelligent DRAM Refresh. In ISCA. 2012."},{"key":"e_1_3_2_1_85_1","volume-title":"Chipkill Correct Memory Architecture","author":"Locklear David","year":"2000","unstructured":"David Locklear . Chipkill Correct Memory Architecture . Dell Enterprise Systems Group , Technology Brief . 2000 . David Locklear. Chipkill Correct Memory Architecture. Dell Enterprise Systems Group, Technology Brief. 2000."},{"key":"e_1_3_2_1_86_1","volume-title":"ISCA.","author":"Luo Haocong","year":"2020","unstructured":"Haocong Luo , Taha Shahroodi , Hasan Hassan , Minesh Patel , Abdullah\u00a0Giray Yaglikci , Lois Orosa , CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off . In ISCA. 2020 . Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, Abdullah\u00a0Giray Yaglikci, Lois Orosa, CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off. In ISCA. 2020."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"e_1_3_2_1_88_1","unstructured":"Maxwell. FT20X User Manual. https:\/\/www.maxwell-fa.com\/upload\/files\/base\/8\/m\/311.pdf.  Maxwell. FT20X User Manual. https:\/\/www.maxwell-fa.com\/upload\/files\/base\/8\/m\/311.pdf."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_90_1","volume-title":"Micron. 380.","year":"2016","unstructured":"Micron. DDR4 SDRAM Datasheet . In Micron. 380. 2016 . Micron. DDR4 SDRAM Datasheet. In Micron. 380. 2016."},{"key":"e_1_3_2_1_91_1","volume-title":"TN-00-08: Thermal Applications","author":"Technology Micron","year":"2002","unstructured":"Micron Technology . TN-00-08: Thermal Applications . 2002 . Micron Technology. TN-00-08: Thermal Applications. 2002."},{"key":"e_1_3_2_1_92_1","volume-title":"4Gb: x4, x8, x16 DDR4 SDRAM Features","author":"Technology Micron","year":"2014","unstructured":"Micron Technology . SDRAM , 4Gb: x4, x8, x16 DDR4 SDRAM Features . 2014 . Micron Technology. SDRAM, 4Gb: x4, x8, x16 DDR4 SDRAM Features. 2014."},{"key":"e_1_3_2_1_93_1","volume-title":"USENIX Security.","author":"Moscibroda Thomas","year":"2007","unstructured":"Thomas Moscibroda and Onur Mutlu . Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems . In USENIX Security. 2007 . Thomas Moscibroda and Onur Mutlu. Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems. In USENIX Security. 2007."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_2_1_95_1","volume-title":"DATE.","author":"Mutlu Onur","year":"2017","unstructured":"Onur Mutlu . The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser . In DATE. 2017 . Onur Mutlu. The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser. In DATE. 2017."},{"key":"e_1_3_2_1_96_1","volume-title":"https:\/\/people.inf.ethz.ch\/omutlu\/pub\/onur-Rowhammer-TopPicksinHardwareEmbeddedSecurity-November-8-2018.pdf. Top Picks in Hardware and Embedded Security","author":"Mutlu Onur","year":"2018","unstructured":"Onur Mutlu . RowHammer. https:\/\/people.inf.ethz.ch\/omutlu\/pub\/onur-Rowhammer-TopPicksinHardwareEmbeddedSecurity-November-8-2018.pdf. Top Picks in Hardware and Embedded Security . 2018 . Onur Mutlu. RowHammer. https:\/\/people.inf.ethz.ch\/omutlu\/pub\/onur-Rowhammer-TopPicksinHardwareEmbeddedSecurity-November-8-2018.pdf. Top Picks in Hardware and Embedded Security. 2018."},{"key":"e_1_3_2_1_97_1","volume-title":"A Retrospective. TCAD","author":"Mutlu Onur","year":"2019","unstructured":"Onur Mutlu and Jeremie\u00a0 S Kim . RowHammer : A Retrospective. TCAD . 2019 . Onur Mutlu and Jeremie\u00a0S Kim. RowHammer: A Retrospective. TCAD. 2019."},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"e_1_3_2_1_99_1","volume-title":"ISCA.","author":"Mutlu Onur","year":"2008","unstructured":"Onur Mutlu and Thomas Moscibroda . Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems . In ISCA. 2008 . Onur Mutlu and Thomas Moscibroda. Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems. In ISCA. 2008."},{"key":"e_1_3_2_1_100_1","volume-title":"ISCA.","author":"Nair J","year":"2016","unstructured":"Prashant\u00a0 J Nair , Vilas Sridharan , and Moinuddin\u00a0 K Qureshi . XED: Exposing on-die error detection information for strong memory reliability . In ISCA. 2016 . Prashant\u00a0J Nair, Vilas Sridharan, and Moinuddin\u00a0K Qureshi. XED: Exposing on-die error detection information for strong memory reliability. In ISCA. 2016."},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317915"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351021"},{"key":"e_1_3_2_1_103_1","volume-title":"ISCA.","author":"Olgun Ataberk","year":"2021","unstructured":"Ataberk Olgun , Minesh Patel , A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 , Haocong Luo , Jeremie\u00a0 S Kim , Nisa Bostanc\u0131 , QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips . In ISCA. 2021 . Ataberk Olgun, Minesh Patel, A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Haocong Luo, Jeremie\u00a0S Kim, Nisa Bostanc\u0131, QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips. In ISCA. 2021."},{"key":"e_1_3_2_1_104_1","volume-title":"CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations. In ISCA.","author":"Orosa Lois","year":"2021","unstructured":"Lois Orosa , Yaohua Wang , Mohammad Sadrosadati , Jeremie\u00a0 S Kim , Minesh Patel , Ivan Puddu , CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations. In ISCA. 2021 . Lois Orosa, Yaohua Wang, Mohammad Sadrosadati, Jeremie\u00a0S Kim, Minesh Patel, Ivan Puddu, CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations. In ISCA. 2021."},{"key":"e_1_3_2_1_105_1","volume-title":"IIRW.","author":"Park Kyungbae","year":"2014","unstructured":"Kyungbae Park , Sanghyeon Baeg , ShiJie Wen , and Richard Wong . Active-Precharge Hammering on a Row-Induced Failure in DDR3 SDRAMs Under 3x nm Technology . In IIRW. 2014 . Kyungbae Park, Sanghyeon Baeg, ShiJie Wen, and Richard Wong. Active-Precharge Hammering on a Row-Induced Failure in DDR3 SDRAMs Under 3x nm Technology. In IIRW. 2014."},{"key":"e_1_3_2_1_106_1","volume-title":"Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3xnm Technology. Microelectronics Reliability","author":"Park Kyungbae","year":"2016","unstructured":"Kyungbae Park , Chulseung Lim , Donghyuk Yun , and Sanghyeon Baeg . Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3xnm Technology. Microelectronics Reliability . 2016 . Kyungbae Park, Chulseung Lim, Donghyuk Yun, and Sanghyeon Baeg. Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3xnm Technology. Microelectronics Reliability. 2016."},{"key":"e_1_3_2_1_107_1","volume-title":"Statistical Distributions of Row-Hammering Induced Failures in DDR3 Components. Microelectronics Reliability","author":"Park Kyungbae","year":"2016","unstructured":"Kyungbae Park , Donghyuk Yun , and Sanghyeon Baeg . Statistical Distributions of Row-Hammering Induced Failures in DDR3 Components. Microelectronics Reliability . 2016 . Kyungbae Park, Donghyuk Yun, and Sanghyeon Baeg. Statistical Distributions of Row-Hammering Induced Failures in DDR3 Components. Microelectronics Reliability. 2016."},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480061"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00017"},{"key":"e_1_3_2_1_112_1","volume-title":"ISCA.","author":"Patel Minesh","year":"2017","unstructured":"Minesh Patel , Jeremie\u00a0 S Kim , and Onur Mutlu . The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions . In ISCA. 2017 . Minesh Patel, Jeremie\u00a0S Kim, and Onur Mutlu. The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions. In ISCA. 2017."},{"key":"e_1_3_2_1_113_1","volume-title":"PCI Express Base Specification Revision 1.0","author":"PCI Special Interest Group","year":"2003","unstructured":"PCI Special Interest Group . PCI Express Base Specification Revision 1.0 . 2003 . PCI Special Interest Group. PCI Express Base Specification Revision 1.0. 2003."},{"key":"e_1_3_2_1_114_1","volume-title":"USENIX Security.","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks . In USENIX Security. 2016 . Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security. 2016."},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495576"},{"key":"e_1_3_2_1_116_1","volume-title":"Rethinking ECC in the Era of Row-Hammer. DRAMSec","author":"Qureshi Moinuddin","year":"2021","unstructured":"Moinuddin Qureshi . Rethinking ECC in the Era of Row-Hammer. DRAMSec . 2021 . Moinuddin Qureshi. Rethinking ECC in the Era of Row-Hammer. DRAMSec. 2021."},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_118_1","volume-title":"USENIX Security.","author":"Razavi Kaveh","year":"2016","unstructured":"Kaveh Razavi , Ben Gras , Erik Bosman , Bart Preneel , Cristiano Giuffrida , and Herbert Bos . Flip Feng Shui: Hammering a Needle in the Software Stack . In USENIX Security. 2016 . Kaveh Razavi, Ben Gras, Erik Bosman, Bart Preneel, Cristiano Giuffrida, and Herbert Bos. Flip Feng Shui: Hammering a Needle in the Software Stack. In USENIX Security. 2016."},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029773"},{"key":"e_1_3_2_1_120_1","volume-title":"Polynomial Codes over Certain Finite Fields. SIAM","author":"Reed S","year":"1960","unstructured":"Irving\u00a0 S Reed and Gustave Solomon . Polynomial Codes over Certain Finite Fields. SIAM . 1960 . Irving\u00a0S Reed and Gustave Solomon. Polynomial Codes over Certain Finite Fields. SIAM. 1960."},{"key":"e_1_3_2_1_121_1","volume-title":"NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories. CAL","author":"Hossein\u00a0SeyyedAghaei Rezaei Seyyed","year":"2020","unstructured":"Seyyed Hossein\u00a0SeyyedAghaei Rezaei , Mehdi Modarressi , Rachata Ausavarungnirun , Mohammad Sadrosadati , Onur Mutlu , and Masoud Daneshtalab . NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories. CAL . 2020 . Seyyed Hossein\u00a0SeyyedAghaei Rezaei, Mehdi Modarressi, Rachata Ausavarungnirun, Mohammad Sadrosadati, Onur Mutlu, and Masoud Daneshtalab. NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories. CAL. 2020."},{"key":"e_1_3_2_1_122_1","volume-title":"ISCA.","author":"Rixner Scott","year":"2000","unstructured":"Scott Rixner , William\u00a0 J. Dally , Ujval\u00a0 J. Kapasi , Peter Mattson , and John\u00a0 D. Owens . Memory Access Scheduling . In ISCA. 2000 . Scott Rixner, William\u00a0J. Dally, Ujval\u00a0J. Kapasi, Peter Mattson, and John\u00a0D. Owens. Memory Access Scheduling. In ISCA. 2000."},{"key":"e_1_3_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268437"},{"key":"e_1_3_2_1_124_1","unstructured":"SAFARI Research Group. A Deeper Look into RowHammer\u2019s Sensitivities \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/deeperrowhammer.  SAFARI Research Group. A Deeper Look into RowHammer\u2019s Sensitivities \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/deeperrowhammer."},{"key":"e_1_3_2_1_125_1","unstructured":"SAFARI Research Group. RowHammer \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/rowhammer.  SAFARI Research Group. RowHammer \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/rowhammer."},{"key":"e_1_3_2_1_126_1","unstructured":"SAFARI Research Group. SoftMC \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/softmc.  SAFARI Research Group. SoftMC \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/softmc."},{"key":"e_1_3_2_1_127_1","volume-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. Black Hat","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien . Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. Black Hat . 2015 . Mark Seaborn and Thomas Dullien. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. Black Hat. 2015."},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_129_1","volume-title":"Jeremie Kim","author":"Seshadri Vivek","year":"2017","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Ambit : In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. In MICRO. 2017 . Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. In MICRO. 2017."},{"key":"e_1_3_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_131_1","volume-title":"In-DRAM Bulk Bitwise Execution Engine. arXiv:1905.09822","author":"Seshadri Vivek","year":"2019","unstructured":"Vivek Seshadri and Onur Mutlu . In-DRAM Bulk Bitwise Execution Engine. arXiv:1905.09822 . 2019 . Vivek Seshadri and Onur Mutlu. In-DRAM Bulk Bitwise Execution Engine. arXiv:1905.09822. 2019."},{"key":"e_1_3_2_1_132_1","volume-title":"ISCA.","author":"Seyedzadeh M.","year":"2018","unstructured":"S.\u00a0 M. Seyedzadeh , A.\u00a0 K. Jones , and R. Melhem . Mitigating Wordline Crosstalk Using Adaptive Trees of Counters . In ISCA. 2018 . S.\u00a0M. Seyedzadeh, A.\u00a0K. Jones, and R. Melhem. Mitigating Wordline Crosstalk Using Adaptive Trees of Counters. In ISCA. 2018."},{"key":"e_1_3_2_1_133_1","volume-title":"Laser Programmable Redundancy and Yield Improvement in a 64K DRAM. JSSC","author":"Smith T","year":"1981","unstructured":"Robert\u00a0 T Smith , James\u00a0 D Chlipala , JOH N\u00a0FM Bindels , Roy\u00a0 G Nelson , Frederick\u00a0 H Fischer , and Thomas\u00a0 F Mantz . Laser Programmable Redundancy and Yield Improvement in a 64K DRAM. JSSC . 1981 . Robert\u00a0T Smith, James\u00a0D Chlipala, JOHN\u00a0FM Bindels, Roy\u00a0G Nelson, Frederick\u00a0H Fischer, and Thomas\u00a0F Mantz. Laser Programmable Redundancy and Yield Improvement in a 64K DRAM. JSSC. 1981."},{"key":"e_1_3_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_2_1_135_1","volume-title":"ISCA.","author":"Son Young\u00a0Hoon","year":"2013","unstructured":"Young\u00a0Hoon Son , O Seongil , Yuhwan Ro , Jae\u00a0 W Lee , and Jung\u00a0Ho Ahn . Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations . In ISCA. 2013 . Young\u00a0Hoon Son, O Seongil, Yuhwan Ro, Jae\u00a0W Lee, and Jung\u00a0Ho Ahn. Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations. In ISCA. 2013."},{"key":"e_1_3_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"e_1_3_2_1_137_1","volume-title":"BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling. TPDS","author":"Subramanian Lavanya","year":"2016","unstructured":"Lavanya Subramanian , Donghyuk Lee , Vivek Seshadri , Harsha Rastogi , and Onur Mutlu . BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling. TPDS . 2016 . Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, and Onur Mutlu. BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling. TPDS. 2016."},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"e_1_3_2_1_139_1","volume-title":"USENIX ATC.","author":"Tatar Andrei","year":"2018","unstructured":"Andrei Tatar , Radhesh\u00a0Krishnan Konoth , Elias Athanasopoulos , Cristiano Giuffrida , Herbert Bos , and Kaveh Razavi . Throwhammer: Rowhammer Attacks Over the Network and Defenses . In USENIX ATC. 2018 . Andrei Tatar, Radhesh\u00a0Krishnan Konoth, Elias Athanasopoulos, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. Throwhammer: Rowhammer Attacks Over the Network and Defenses. In USENIX ATC. 2018."},{"key":"e_1_3_2_1_140_1","volume-title":"ISCA.","author":"Tu Fengbin","year":"2018","unstructured":"Fengbin Tu , Weiwei Wu , Shouyi Yin , Leibo Liu , and Shaojun Wei . RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM . In ISCA. 2018 . Fengbin Tu, Weiwei Wu, Shouyi Yin, Leibo Liu, and Shaojun Wei. RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM. In ISCA. 2018."},{"key":"e_1_3_2_1_141_1","volume-title":"Exploratory Data Analysis. Addison\u2013Wesley","author":"Tukey John","year":"1977","unstructured":"John Tukey . Exploratory Data Analysis. Addison\u2013Wesley . 1977 . John Tukey. Exploratory Data Analysis. Addison\u2013Wesley. 1977."},{"key":"e_1_3_2_1_142_1","volume-title":"Giovanni Vigna","author":"van\u00a0der Veen Victor","year":"2016","unstructured":"Victor van\u00a0der Veen , Yanick Fratantonio , Martina Lindorfer , Daniel Gruss , Clementine Maurice , Giovanni Vigna , Drammer : Deterministic Rowhammer Attacks on Mobile Platforms. In CCS. 2016 . Victor van\u00a0der Veen, Yanick Fratantonio, Martina Lindorfer, Daniel Gruss, Clementine Maurice, Giovanni Vigna, Drammer: Deterministic Rowhammer Attacks on Mobile Platforms. In CCS. 2016."},{"key":"e_1_3_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"e_1_3_2_1_144_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3060362"},{"key":"e_1_3_2_1_146_1","volume-title":"Minesh Patel","author":"Wang Yaohua","year":"2020","unstructured":"Yaohua Wang , Lois Orosa , Xiangjun Peng , Yang Guo , Saugata Ghose , Minesh Patel , FIGARO : Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching. In MICRO. 2020 . Yaohua Wang, Lois Orosa, Xiangjun Peng, Yang Guo, Saugata Ghose, Minesh Patel, FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching. In MICRO. 2020."},{"key":"e_1_3_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"e_1_3_2_1_148_1","volume-title":"JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:1912.11523 [cs.CR]","author":"Weissman Zane","year":"2020","unstructured":"Zane Weissman , Thore Tiemann , Daniel Moghimi , Evan Custodio , Thomas Eisenbarth , and Berk Sunar . JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:1912.11523 [cs.CR] . 2020 . Zane Weissman, Thore Tiemann, Daniel Moghimi, Evan Custodio, Thomas Eisenbarth, and Berk Sunar. JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:1912.11523 [cs.CR]. 2020."},{"key":"e_1_3_2_1_149_1","unstructured":"Wikipedia. RS-485. https:\/\/en.wikipedia.org\/wiki\/RS-485.  Wikipedia. RS-485. https:\/\/en.wikipedia.org\/wiki\/RS-485."},{"key":"e_1_3_2_1_150_1","volume-title":"Agricultural Research","author":"Wright Sewall","year":"1921","unstructured":"Sewall Wright . Correlation and Causation . Agricultural Research . 1921 . Sewall Wright. Correlation and Causation. Agricultural Research. 1921."},{"key":"e_1_3_2_1_151_1","volume-title":"One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security.","author":"Xiao Yuan","year":"2016","unstructured":"Yuan Xiao , Xiaokuan Zhang , Yinqian Zhang , and Radu Teodorescu . One Bit Flips , One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security. 2016 . Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security. 2016."},{"key":"e_1_3_2_1_152_1","unstructured":"Xilinx. ML605 Reference Design User Guide. https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documentation\/boards_and_kits\/ug535.pdf.  Xilinx. ML605 Reference Design User Guide. https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documentation\/boards_and_kits\/ug535.pdf."},{"key":"e_1_3_2_1_153_1","unstructured":"Xilinx. UltraScale Architecture-Based FPGAs Memory IP v1.4. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ultrascale_memory_ip\/v1_4\/pg150-ultrascale-memory-ip.pdf.  Xilinx. UltraScale Architecture-Based FPGAs Memory IP v1.4. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ultrascale_memory_ip\/v1_4\/pg150-ultrascale-memory-ip.pdf."},{"key":"e_1_3_2_1_154_1","unstructured":"Xilinx. Xilinx Alveo U200 FPGA Board. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u200.html.  Xilinx. Xilinx Alveo U200 FPGA Board. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u200.html."},{"key":"e_1_3_2_1_155_1","volume-title":"Security Analysis of the Silver Bullet Technique for RowHammer Prevention. arxiv:cs.CR\/2106.07084","author":"Ya\u011fl\u0131k\u00e7\u0131 Giray","year":"2021","unstructured":"A.\u00a0 Giray Ya\u011fl\u0131k\u00e7\u0131 , Jeremie\u00a0 S. Kim , Fabrice Devaux , and Onur Mutlu . Security Analysis of the Silver Bullet Technique for RowHammer Prevention. arxiv:cs.CR\/2106.07084 2021 . A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Jeremie\u00a0S. Kim, Fabrice Devaux, and Onur Mutlu. Security Analysis of the Silver Bullet Technique for RowHammer Prevention. arxiv:cs.CR\/2106.07084 2021."},{"key":"e_1_3_2_1_156_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_2_1_157_1","volume-title":"Suppression of RowHammer Effect by Doping Profile Modification in Saddle-Fin Array Devices for Sub-30-nm DRAM Technology. TDMR","author":"Yang Chia","year":"2016","unstructured":"Chia Yang , Chen\u00a0Kang Wei , Yu\u00a0Jing Chang , Tieh\u00a0Chiang Wu , Hsiu\u00a0Pin Chen , and Chao\u00a0Sung Lai . Suppression of RowHammer Effect by Doping Profile Modification in Saddle-Fin Array Devices for Sub-30-nm DRAM Technology. TDMR . 2016 . Chia Yang, Chen\u00a0Kang Wei, Yu\u00a0Jing Chang, Tieh\u00a0Chiang Wu, Hsiu\u00a0Pin Chen, and Chao\u00a0Sung Lai. Suppression of RowHammer Effect by Doping Profile Modification in Saddle-Fin Array Devices for Sub-30-nm DRAM Technology. TDMR. 2016."},{"key":"e_1_3_2_1_158_1","author":"Yang Chia-Ming","year":"2017","unstructured":"Chia-Ming Yang , Chen-Kang Wei , Hsiu-Pin Chen , Jian-Shing Luo , Yu\u00a0Jing Chang , Tieh-Chiang Wu , Scanning Spreading Resistance Microscopy for Doping Profile in Saddle-Fin Devices . IEEE Transactions on Nanotechnology. 2017 . Chia-Ming Yang, Chen-Kang Wei, Hsiu-Pin Chen, Jian-Shing Luo, Yu\u00a0Jing Chang, Tieh-Chiang Wu, Scanning Spreading Resistance Microscopy for Doping Profile in Saddle-Fin Devices. IEEE Transactions on Nanotechnology. 2017.","journal-title":"IEEE Transactions on Nanotechnology."},{"key":"e_1_3_2_1_159_1","volume-title":"Trap-Assisted DRAM Row Hammer Effect. EDL","author":"Yang Thomas","year":"2019","unstructured":"Thomas Yang and Xi-Wei Lin . Trap-Assisted DRAM Row Hammer Effect. EDL . 2019 . Thomas Yang and Xi-Wei Lin. Trap-Assisted DRAM Row Hammer Effect. EDL. 2019."},{"key":"e_1_3_2_1_160_1","volume-title":"USENIX Security.","author":"Yao Fan","year":"2020","unstructured":"Fan Yao , Adnan\u00a0Siraj Rakin , and Deliang Fan . DeepHammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips . In USENIX Security. 2020 . Fan Yao, Adnan\u00a0Siraj Rakin, and Deliang Fan. DeepHammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips. In USENIX Security. 2020."},{"key":"e_1_3_2_1_161_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00044"},{"key":"e_1_3_2_1_162_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"e_1_3_2_1_163_1","volume-title":"ISCA.","author":"Zhang Tao","year":"2014","unstructured":"Tao Zhang , Ke Chen , Cong Xu , Guangyu Sun , Tao Wang , and Yuan Xie . Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation . In ISCA. 2014 . Tao Zhang, Ke Chen, Cong Xu, Guangyu Sun, Tao Wang, and Yuan Xie. Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation. In ISCA. 2014."},{"key":"e_1_3_2_1_164_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480069","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:53Z","timestamp":1750195493000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480069"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":163,"alternative-id":["10.1145\/3466752.3480069","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480069","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}