{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:36Z","timestamp":1783036236383,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":96,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480071","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"100-116","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["RACER: Bit-Pipelined Processing Using Resistive Memory"],"prefix":"10.1145","author":[{"given":"Minh S. Q.","family":"Truong","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Chen","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deanyone","family":"Su","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liting","family":"Shen","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Glass","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L. Richard","family":"Carley","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James A.","family":"Bain","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"S. Aga S. Jeloka A. Subramaniyan S. Narayanasamy D. Blaauw and R. Das. 2017. Compute Caches. In HPCA. S. Aga S. Jeloka A. Subramaniyan S. Narayanasamy D. Blaauw and R. Das. 2017. Compute Caches. In HPCA.","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"J. Ahn S. Yoo O. Mutlu and K. Choi. 2015. PIM-Enabled Instructions: A Low-Overhead Locality-Aware Processing-In-Memory Architecture. In ISCA. J. Ahn S. Yoo O. Mutlu and K. Choi. 2015. PIM-Enabled Instructions: A Low-Overhead Locality-Aware Processing-In-Memory Architecture. In ISCA.","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"I. Alam S. Pal and P. Gupta. 2019. Compression With Multi-ECC: Enhanced Error Resiliency for Magnetic Memories. In MEMSYS. I. Alam S. Pal and P. Gupta. 2019. Compression With Multi-ECC: Enhanced Error Resiliency for Magnetic Memories. In MEMSYS.","DOI":"10.1145\/3357526.3357533"},{"key":"e_1_3_2_1_4_1","volume-title":"MRIMA: An MRAM-Based In-Memory Accelerator. TCAD (May","author":"Angizi S.","year":"2020","unstructured":"S. Angizi , Z. He , A. Awad , and D. Fan . 2020 . MRIMA: An MRAM-Based In-Memory Accelerator. TCAD (May 2020). S. Angizi, Z. He, A. Awad, and D. Fan. 2020. MRIMA: An MRAM-Based In-Memory Accelerator. TCAD (May 2020)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"S. Angizi Z. He and D. Fan. 2018. PIMA-Logic: A Novel Processing-in-Memory Architecture for Highly Flexible and Energy-Efficient Logic Computation. In DAC. S. Angizi Z. He and D. Fan. 2018. PIMA-Logic: A Novel Processing-in-Memory Architecture for Highly Flexible and Energy-Efficient Logic Computation. In DAC.","DOI":"10.1109\/DAC.2018.8465706"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"S. Angizi Z. He A.\u00a0S. Rakin and D. Fan. 2018. CMP-PIM: An Energy-Efficient Comparator-based Processing-in-Memory Neural Network Accelerator. In DAC. S. Angizi Z. He A.\u00a0S. Rakin and D. Fan. 2018. CMP-PIM: An Energy-Efficient Comparator-based Processing-in-Memory Neural Network Accelerator. In DAC.","DOI":"10.1109\/DAC.2018.8465860"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"S. Angizi J. Sun W. Zhang and D. Fan. 2019. AlignS: A Processing-in-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM. In DAC. S. Angizi J. Sun W. Zhang and D. Fan. 2019. AlignS: A Processing-in-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM. In DAC.","DOI":"10.1145\/3316781.3317764"},{"key":"e_1_3_2_1_8_1","volume-title":"J.\u00a0P. Strachan, K. Roy, and D.\u00a0S. Milojicic.","author":"Ankit A.","year":"2019","unstructured":"A. Ankit , I. El Hajj , S.\u00a0 R. Chalamalasetti , G. Ndu , M. Foltin , R.\u00a0 S. Williams , P. Faraboschi , W. m. Hwu , J.\u00a0P. Strachan, K. Roy, and D.\u00a0S. Milojicic. 2019 . PUMA : A Programmable Ultra-Efficient Memristor-Based Accelerator for Machine Learning Inference. In ASPLOS. A. Ankit, I. El Hajj, S.\u00a0R. Chalamalasetti, G. Ndu, M. Foltin, R.\u00a0S. Williams, P. Faraboschi, W. m. Hwu, J.\u00a0P. Strachan, K. Roy, and D.\u00a0S. Milojicic. 2019. PUMA: A Programmable Ultra-Efficient Memristor-Based Accelerator for Machine Learning Inference. In ASPLOS."},{"key":"#cr-split#-e_1_3_2_1_9_1.1","unstructured":"ARCANA Research Group. 2021. RACER Artifacts - Zenodo Repository. https:\/\/github.com\/ARCANA-Research\/RACER-Artifacts\/. archived at https:\/\/doi.org\/10.5281\/zenodo.5495803. 10.5281\/zenodo.5495803"},{"key":"#cr-split#-e_1_3_2_1_9_1.2","unstructured":"ARCANA Research Group. 2021. RACER Artifacts - Zenodo Repository. https:\/\/github.com\/ARCANA-Research\/RACER-Artifacts\/. archived at https:\/\/doi.org\/10.5281\/zenodo.5495803."},{"key":"#cr-split#-e_1_3_2_1_10_1.1","unstructured":"ARCANA Research Group. 2021. RACER Images - Zenodo Repository. https:\/\/doi.org\/10.5281\/zenodo.5495019. 10.5281\/zenodo.5495019"},{"key":"#cr-split#-e_1_3_2_1_10_1.2","unstructured":"ARCANA Research Group. 2021. RACER Images - Zenodo Repository. https:\/\/doi.org\/10.5281\/zenodo.5495019."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"K. Bhanushali and W.\u00a0R. Davis. 2015. FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology. In ISPD. K. Bhanushali and W.\u00a0R. Davis. 2015. FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology. In ISPD.","DOI":"10.1145\/2717764.2717782"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"D. Bhattacharjee and A. Chattopadhyay. 2016. Delay-Optimal Technology Mapping for In-Memory Computing Using ReRAM Devices. In ICCAD. D. Bhattacharjee and A. Chattopadhyay. 2016. Delay-Optimal Technology Mapping for In-Memory Computing Using ReRAM Devices. In ICCAD.","DOI":"10.1145\/2966986.2967020"},{"key":"e_1_3_2_1_13_1","unstructured":"B. Bonney R. Ives D. Elter and Y. Du. 2004. Iris Pattern Extraction Using Bit Planes and Standard Deviation. In ACSSC. B. Bonney R. Ives D. Elter and Y. Du. 2004. Iris Pattern Extraction Using Bit Planes and Standard Deviation. In ACSSC."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"A. Boroumand S. Ghose Y. Kim R. Ausavarungnirun E. Shiu R. Thakur D. Kim A. Kuusela A. Knies P. Raganathan and O. Mutlu. 2018. Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. In ASPLOS. A. Boroumand S. Ghose Y. Kim R. Ausavarungnirun E. Shiu R. Thakur D. Kim A. Kuusela A. Knies P. Raganathan and O. Mutlu. 2018. Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. In ASPLOS.","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_2_1_15_1","volume-title":"A Review of Emerging Non-Volatile Memory (NVM) Technologies and Applications. SSE (Nov","author":"Chen A.","year":"2016","unstructured":"A. Chen . 2016. A Review of Emerging Non-Volatile Memory (NVM) Technologies and Applications. SSE (Nov . 2016 ). A. Chen. 2016. A Review of Emerging Non-Volatile Memory (NVM) Technologies and Applications. SSE (Nov. 2016)."},{"key":"e_1_3_2_1_16_1","volume":"200","author":"Chen Y.-S.","unstructured":"Y.-S. Chen , T.-Y. Wu , P.-J. Tzeng , P.-S. Chen , H.-Y. Lee , C.-H. Lin , F. Chen , and M.- J. Tsai. 200 9. Forming-Free HfO2 Bipolar RRAM Device With Improved Endurance and High-Speed Operation. In VLSIT. Y.-S. Chen, T.-Y. Wu, P.-J. Tzeng, P.-S. Chen, H.-Y. Lee, C.-H. Lin, F. Chen, and M.-J. Tsai. 2009. Forming-Free HfO2 Bipolar RRAM Device With Improved Endurance and High-Speed Operation. In VLSIT.","journal-title":"J. Tsai."},{"key":"e_1_3_2_1_17_1","volume-title":"CASCADE: Connecting RRAMs to Extend Analog Dataflow in an End-to-End In-Memory Processing Paradigm. In MICRO.","author":"Chou T.","year":"2019","unstructured":"T. Chou , W. Tang , J. Botimer , and Z. Zhang . 2019 . CASCADE: Connecting RRAMs to Extend Analog Dataflow in an End-to-End In-Memory Processing Paradigm. In MICRO. T. Chou, W. Tang, J. Botimer, and Z. Zhang. 2019. CASCADE: Connecting RRAMs to Extend Analog Dataflow in an End-to-End In-Memory Processing Paradigm. In MICRO."},{"key":"e_1_3_2_1_18_1","volume-title":"Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors. TVLSI (Jan","author":"Ciprut A.","year":"2017","unstructured":"A. Ciprut and E.\u00a0 G. Friedman . 2017. Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors. TVLSI (Jan . 2017 ). A. Ciprut and E.\u00a0G. Friedman. 2017. Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors. TVLSI (Jan. 2017)."},{"key":"e_1_3_2_1_19_1","volume-title":"Some Schemes for Parallel Multipliers. Alta Frequenza (Aug","author":"Dadda L.","year":"1965","unstructured":"L. Dadda . 1965. Some Schemes for Parallel Multipliers. Alta Frequenza (Aug . 1965 ). L. Dadda. 1965. Some Schemes for Parallel Multipliers. Alta Frequenza (Aug. 1965)."},{"key":"e_1_3_2_1_20_1","unstructured":"J. Dally. 201"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2819986"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"X. Dong W. Wu G. Sun Y. Xie H. Li and Y. Chen. 2008. Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Universal Memory Replacement. In DAC. X. Dong W. Wu G. Sun Y. Xie H. Li and Y. Chen. 2008. Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Universal Memory Replacement. In DAC.","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_23_1","volume-title":"Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks. In ISCA.","author":"Eckert C.","year":"2018","unstructured":"C. Eckert , X. Wang , J. Wang , A. Subramaniyan , R. Iyer , D.\u00a0 M\u00a0. Sylvester , D.\u00a0 T. Blaauw , and R. Das . 2018 . Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks. In ISCA. C. Eckert, X. Wang, J. Wang, A. Subramaniyan, R. Iyer, D.\u00a0M\u00a0. Sylvester, D.\u00a0T. Blaauw, and R. Das. 2018. Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks. In ISCA."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"A. El-Gamal D. Gluss J. Greene J. Reyneri and P.-H. Ang. 1986. A CMOS 32b Wallace Tree Multiplier-Accumulator. In ISSCC. A. El-Gamal D. Gluss J. Greene J. Reyneri and P.-H. Ang. 1986. A CMOS 32b Wallace Tree Multiplier-Accumulator. In ISSCC.","DOI":"10.1109\/ISSCC.1986.1156889"},{"key":"e_1_3_2_1_25_1","unstructured":"Free Software Foundation Inc.[n. d.]. GCC the GNU Compiler Collection. https:\/\/gcc.gnu.org\/. Free Software Foundation Inc.[n. d.]. GCC the GNU Compiler Collection. https:\/\/gcc.gnu.org\/."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"D. Fujiki S. Mahlke and R. Das. 2019. Duality Cache for Data Parallel Acceleration. In ISCA. D. Fujiki S. Mahlke and R. Das. 2019. Duality Cache for Data Parallel Acceleration. In ISCA.","DOI":"10.1145\/3307650.3322257"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"S. Fujisawa T. Kikkawa and T. Kizuka. 2003. Direct Observation of Electromigration and Induced Stress in Cu Nanowire. JJAP Letters (Dec. 2003). S. Fujisawa T. Kikkawa and T. Kizuka. 2003. Direct Observation of Electromigration and Induced Stress in Cu Nanowire. JJAP Letters (Dec. 2003).","DOI":"10.1143\/JJAP.42.L1433"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"P. Gaillardon L. Amaru A. Siemon E. Linn R. Waser A. Chattopadhyay and G.\u00a0D. Micheli. 2016. The Programmable Logic-in-Memory (PLiM) Computer. In DATE. P. Gaillardon L. Amaru A. Siemon E. Linn R. Waser A. Chattopadhyay and G.\u00a0D. Micheli. 2016. The Programmable Logic-in-Memory (PLiM) Computer. In DATE.","DOI":"10.3850\/9783981537079_0970"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"F. Gao G. Tziantzioulis and D. Wentzlaff. 2019. ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs. In MICRO. F. Gao G. Tziantzioulis and D. Wentzlaff. 2019. ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs. In MICRO.","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_3_2_1_30_1","unstructured":"S. Ghose A. Boroumand J.\u00a0S. Kim J. G\u00f3mez-Luna and O. Mutlu. 2019. Processing-in-Memory: A Workload-Driven Perspective. IBM JRD (Nov.\u2013Dec. 2019). S. Ghose A. Boroumand J.\u00a0S. Kim J. G\u00f3mez-Luna and O. Mutlu. 2019. Processing-in-Memory: A Workload-Driven Perspective. IBM JRD (Nov.\u2013Dec. 2019)."},{"key":"e_1_3_2_1_31_1","volume-title":"FELIX: Fast and Energy-Efficient Logic in Memory. In ICCAD.","author":"Gupta S.","year":"2018","unstructured":"S. Gupta , M. Imani , and T. Rosing . 2018 . FELIX: Fast and Energy-Efficient Logic in Memory. In ICCAD. S. Gupta, M. Imani, and T. Rosing. 2018. FELIX: Fast and Energy-Efficient Logic in Memory. In ICCAD."},{"key":"e_1_3_2_1_32_1","volume-title":"SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM. In ASPLOS.","author":"Hajinazar N.","year":"2021","unstructured":"N. Hajinazar , G.\u00a0 F. Oliveira , S. Gregorio , J.\u00a0 D. Ferreira , N.\u00a0 M. Ghiasi , M. Patel , M. Alser , S. Ghose , J. Gomez-Luna , and O. Mutlu . 2021 . SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM. In ASPLOS. N. Hajinazar, G.\u00a0F. Oliveira, S. Gregorio, J.\u00a0D. Ferreira, N.\u00a0M. Ghiasi, M. Patel, M. Alser, S. Ghose, J. Gomez-Luna, and O. Mutlu. 2021. SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM. In ASPLOS."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"S. Hamdioui S. Kvantinsky G. Cauwenberghs L. Xie N. Wald S. Joshi H.\u00a0M. Elsayed H. Corporaal and K. Bertels. 2017. Memristor for Computing: Myth or Reality?. In DATE. S. Hamdioui S. Kvantinsky G. Cauwenberghs L. Xie N. Wald S. Joshi H.\u00a0M. Elsayed H. Corporaal and K. Bertels. 2017. Memristor for Computing: Myth or Reality?. In DATE.","DOI":"10.23919\/DATE.2017.7927083"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"S. Hamdioui L. Xie H.\u00a0A.\u00a0D. Nguyen M. Taouil K. Bertels H. Corporaal H. Jiao F. Catthoor D. Wouters L. Eike and J. van Lunteren. 2015. Memristor-Based Computation-in-Memory Architecture for Data-Intensive Applications. In DATE. S. Hamdioui L. Xie H.\u00a0A.\u00a0D. Nguyen M. Taouil K. Bertels H. Corporaal H. Jiao F. Catthoor D. Wouters L. Eike and J. van Lunteren. 2015. Memristor-Based Computation-in-Memory Architecture for Data-Intensive Applications. In DATE.","DOI":"10.7873\/DATE.2015.1136"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Z. He S. Angizi and D. Fan. 2017. Exploring STT-MRAM Based In-Memory Computing Paradigm With Application of Image Edge Extraction. In ICCD. Z. He S. Angizi and D. Fan. 2017. Exploring STT-MRAM Based In-Memory Computing Paradigm With Application of Image Edge Extraction. In ICCD.","DOI":"10.1109\/ICCD.2017.78"},{"key":"e_1_3_2_1_36_1","volume-title":"Potentiometry and Repair of Electrically Stressed Nanowires Using Atomic Force Microscopy. APL (Feb","author":"Hersam C.","year":"1998","unstructured":"M.\u00a0 C. Hersam , A.\u00a0C.\u00a0 F. Hoole , S.\u00a0 J. O\u2019Shea , and M.\u00a0 E. Welland . 1998. Potentiometry and Repair of Electrically Stressed Nanowires Using Atomic Force Microscopy. APL (Feb . 1998 ). M.\u00a0C. Hersam, A.\u00a0C.\u00a0F. Hoole, S.\u00a0J. O\u2019Shea, and M.\u00a0E. Welland. 1998. Potentiometry and Repair of Electrically Stressed Nanowires Using Atomic Force Microscopy. APL (Feb. 1998)."},{"key":"e_1_3_2_1_37_1","volume-title":"SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. TCAD (Oct.","author":"Hur B.","year":"2020","unstructured":"R.\u00a0 B. Hur , N. Wald , N. Talati , and S. Kvantinsky . 2020 . SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. TCAD (Oct. 2020). R.\u00a0B. Hur, N. Wald, N. Talati, and S. Kvantinsky. 2020. SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. TCAD (Oct. 2020)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"M. Imani S. Gupta Y. Kim and T. Rosing. 2018. FloatPIM: In-Memory Acceleration of Deep Neural Network Training With High Precision. In ISCA. M. Imani S. Gupta Y. Kim and T. Rosing. 2018. FloatPIM: In-Memory Acceleration of Deep Neural Network Training With High Precision. In ISCA.","DOI":"10.1145\/3307650.3322237"},{"key":"e_1_3_2_1_39_1","unstructured":"Intel Corp.[n. d.]. Intel Xeon Platinum 8253. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/192465\/intel-xeon-platinum-8253-processor-22m-cache-2-20-ghz.html. Intel Corp.[n. d.]. Intel Xeon Platinum 8253. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/192465\/intel-xeon-platinum-8253-processor-22m-cache-2-20-ghz.html."},{"key":"e_1_3_2_1_40_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual","author":"Intel Corp.","unstructured":"Intel Corp. 2016. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual , Vol. 3 . Intel Corp.2016. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual, Vol. 3."},{"key":"e_1_3_2_1_41_1","unstructured":"International Technology Roadmap for Semiconductors. 2015. ITRS 2.0 2015 Edition. http:\/\/www.itrs2.net\/. International Technology Roadmap for Semiconductors. 2015. ITRS 2.0 2015 Edition. http:\/\/www.itrs2.net\/."},{"key":"e_1_3_2_1_42_1","unstructured":"JEDEC Solid State Technology Assn.2013. JESD79-3-1A.01: Addendum No. 1 to JESD79-3 \u2014 1.35\u2009V DDR3L-800 DDR3L-1066 DDR3L-1333 DDR3L-1600 and DDR3L-1866. JEDEC Solid State Technology Assn.2013. JESD79-3-1A.01: Addendum No. 1 to JESD79-3 \u2014 1.35\u2009V DDR3L-800 DDR3L-1066 DDR3L-1333 DDR3L-1600 and DDR3L-1866."},{"key":"e_1_3_2_1_43_1","unstructured":"S. Jekola N.\u00a0B. Akesh D. Sylvester and D. Blaauw. 2016. A 28\u2009nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. In JSSC. S. Jekola N.\u00a0B. Akesh D. Sylvester and D. Blaauw. 2016. A 28\u2009nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. In JSSC."},{"key":"e_1_3_2_1_44_1","unstructured":"S.\u00a0H. Jo T. Kumar S. Narayanan W.\u00a0D. Lu and H. Nazarian. 2015. 3D-Stackable Crossbar Resistive Memory Based on Field Assisted Superlinear Threshold (FAST) Selector. In IEDM. S.\u00a0H. Jo T. Kumar S. Narayanan W.\u00a0D. Lu and H. Nazarian. 2015. 3D-Stackable Crossbar Resistive Memory Based on Field Assisted Superlinear Threshold (FAST) Selector. In IEDM."},{"key":"e_1_3_2_1_45_1","volume":"201","author":"Kang U.","unstructured":"U. Kang , H.-S. Yu , C. Park , H. Zheng , J. Halbert , K. Bains , S. Jang , and J. Choi. 201 4. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum. U. Kang, H.-S. Yu, C. Park, H. Zheng, J. Halbert, K. Bains, S. Jang, and J. Choi. 2014. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum.","journal-title":"J. Choi."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","unstructured":"G. Kestor R. Gioiosa D.\u00a0J. Kerbyson and A. Hoisie. 2013. Quantifying the Cost of Data Movement in Scientific Applications. In IISWC. G. Kestor R. Gioiosa D.\u00a0J. Kerbyson and A. Hoisie. 2013. Quantifying the Cost of Data Movement in Scientific Applications. In IISWC.","DOI":"10.1109\/IISWC.2013.6704670"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"J. Kim M. Sullivan E. Choukse and M. Erez. 2016. Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In ISCA. J. Kim M. Sullivan E. Choukse and M. Erez. 2016. Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In ISCA.","DOI":"10.1109\/ISCA.2016.37"},{"key":"e_1_3_2_1_48_1","unstructured":"J. Kim M. Sullivan E. Choukse and M. Erez. 2019. A Novel Convolution Computing Paradigm Based on NOR Flash Array With High Computing Speed and Energy Efficiency. In ITCS. J. Kim M. Sullivan E. Choukse and M. Erez. 2019. A Novel Convolution Computing Paradigm Based on NOR Flash Array With High Computing Speed and Energy Efficiency. In ITCS."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"E. Kultursay M. Kandemir A. Sivasubramaniam and O. Mutlu. 2013. Evaluating STT-RAM as an Energy-Efficient Main Memory Alternative. In ISPASS. E. Kultursay M. Kandemir A. Sivasubramaniam and O. Mutlu. 2013. Evaluating STT-RAM as an Energy-Efficient Main Memory Alternative. In ISPASS.","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_50_1","volume-title":"MAGIC: Memristor-Aided Logic. TCAS II (Sept.","author":"Kvantinsky S.","year":"2014","unstructured":"S. Kvantinsky , D. Belousov , S. Liman , G. Satat , N. Wald , E.\u00a0 G. Friedman , A. Kolodny , and U.\u00a0 C. Weiser . 2014 . MAGIC: Memristor-Aided Logic. TCAS II (Sept. 2014). S. Kvantinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E.\u00a0G. Friedman, A. Kolodny, and U.\u00a0C. Weiser. 2014. MAGIC: Memristor-Aided Logic. TCAS II (Sept. 2014)."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"S. Kvantinsky A. Kolodny U.\u00a0C. Weiser and E.\u00a0G. Friedman. 2011. Memristor-Based IMPLY Logic Design Procedure. In ICCD. S. Kvantinsky A. Kolodny U.\u00a0C. Weiser and E.\u00a0G. Friedman. 2011. Memristor-Based IMPLY Logic Design Procedure. In ICCD.","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"S. Kvantinsky G. Satat N. Wald E.\u00a0G. Friedman A. Kolodny and U.\u00a0C. Weiser. 2013. Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies. In VLSI. S. Kvantinsky G. Satat N. Wald E.\u00a0G. Friedman A. Kolodny and U.\u00a0C. Weiser. 2013. Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies. In VLSI.","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"S. Lee Y.-B. Kim M. Chang K.\u00a0M. Kim C.\u00a0B. Lee J.\u00a0H. Hur G.-S. Park D. Lee M.-J. Lee C.\u00a0J. Kim U.-I. Chung I.-K. Yoo and K. Kim. 2012. Multi-Level Switching of Triple-Layered TaOx RRAM With Excellent Reliability for Storage Class Memory. In VLSIT. S. Lee Y.-B. Kim M. Chang K.\u00a0M. Kim C.\u00a0B. Lee J.\u00a0H. Hur G.-S. Park D. Lee M.-J. Lee C.\u00a0J. Kim U.-I. Chung I.-K. Yoo and K. Kim. 2012. Multi-Level Switching of Triple-Layered TaOx RRAM With Excellent Reliability for Storage Class Memory. In VLSIT.","DOI":"10.1109\/VLSIT.2012.6242466"},{"key":"e_1_3_2_1_54_1","unstructured":"T.\u00a0S. Lehman Q. Wang S.\u00a0M. Zahedi and B.\u00a0C. Lee. 2014. Datacenter Simulation Methodologies: MARSSx86 and DRAMSim2. https:\/\/www.seas.upenn.edu\/~leebcc\/tutorial\/dsm14\/01-sim.pdf. T.\u00a0S. Lehman Q. Wang S.\u00a0M. Zahedi and B.\u00a0C. Lee. 2014. Datacenter Simulation Methodologies: MARSSx86 and DRAMSim2. https:\/\/www.seas.upenn.edu\/~leebcc\/tutorial\/dsm14\/01-sim.pdf."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Y. Levy J. Briuck Y. Cassuto E.\u00a0G. Friedman A. Kolodny E. Yaakobi and S. Kvantinsky. 2014. Logic Operations in Memory Using a Memristive Akers Array. Microelectronics (Nov. 2014). Y. Levy J. Briuck Y. Cassuto E.\u00a0G. Friedman A. Kolodny E. Yaakobi and S. Kvantinsky. 2014. Logic Operations in Memory Using a Memristive Akers Array. Microelectronics (Nov. 2014).","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"e_1_3_2_1_56_1","volume-title":"Interface: Power, Area, and Accuracy Co-Optimization for RRAM Crossbar-Based Mixed-Signal Computing System. In DAC.","author":"Li B.","year":"2015","unstructured":"B. Li , L. Xia , P. Gu , Y. Wang , and H. Yang . 2015 . Merging the Interface: Power, Area, and Accuracy Co-Optimization for RRAM Crossbar-Based Mixed-Signal Computing System. In DAC. B. Li, L. Xia, P. Gu, Y. Wang, and H. Yang. 2015. Merging the Interface: Power, Area, and Accuracy Co-Optimization for RRAM Crossbar-Based Mixed-Signal Computing System. In DAC."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"S. Li J.\u00a0H. Ahn R.\u00a0D. Strong J.\u00a0B. Brockman D.\u00a0M. Tullsen and N.\u00a0P. Jouppi. 2009. McPAT: An Integrated Power Area and Timing Modeling Framework for Multicore and Manycore Architectures. In MICRO. S. Li J.\u00a0H. Ahn R.\u00a0D. Strong J.\u00a0B. Brockman D.\u00a0M. Tullsen and N.\u00a0P. Jouppi. 2009. McPAT: An Integrated Power Area and Timing Modeling Framework for Multicore and Manycore Architectures. In MICRO.","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_60_1","unstructured":"J. Lienig. 201"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Q. Luo J. Yu X. Zhang K.\u00a0H. Xue J.\u00a0H. Yuan T. Gong H. Lv X. Xu P. Yuan J. Yin L. Tai S. Long Q. Liu X. Miao J. Li and M. Liu. 2019. Nb1 \u2212 xO2 Based Universal Selector With Ultra-High Endurance (>1012) High Speed (10\u2009ns and Excellent Vth Stability. In VLSIT. Q. Luo J. Yu X. Zhang K.\u00a0H. Xue J.\u00a0H. Yuan T. Gong H. Lv X. Xu P. Yuan J. Yin L. Tai S. Long Q. Liu X. Miao J. Li and M. Liu. 2019. Nb1 \u2212 xO2 Based Universal Selector With Ultra-High Endurance (>1012) High Speed (10\u2009ns and Excellent Vth Stability. In VLSIT.","DOI":"10.23919\/VLSIT.2019.8776546"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"crossref","unstructured":"H. Lv X. Xu P. Yuan D. Dong T. Gong J. Liu Z. Yu P. Huang K. Zhang C. Huo C. Chen Y. Xie Q. Luo S. Long Q. Liu J. Kang D. Yang S. Yin S. Chiu and M. Liu. 2017. BEOL-Based RRAM With One Extra-Mask for Low Cost Highly Reliable Embedded Application in 28\u2009nm Node and Beyond. In IEDM. H. Lv X. Xu P. Yuan D. Dong T. Gong J. Liu Z. Yu P. Huang K. Zhang C. Huo C. Chen Y. Xie Q. Luo S. Long Q. Liu J. Kang D. Yang S. Yin S. Chiu and M. Liu. 2017. BEOL-Based RRAM With One Extra-Mask for Low Cost Highly Reliable Embedded Application in 28\u2009nm Node and Beyond. In IEDM.","DOI":"10.1109\/IEDM.2017.8268312"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"A. Makarov V. Sverdlov and S. Selberherr. 2012. Emerging Memory Technologies: Trends Challenges and Modeling Methods. Microelectronics Reliability (Apr. 2012). A. Makarov V. Sverdlov and S. Selberherr. 2012. Emerging Memory Technologies: Trends Challenges and Modeling Methods. Microelectronics Reliability (Apr. 2012).","DOI":"10.1016\/j.microrel.2011.10.020"},{"key":"e_1_3_2_1_64_1","volume":"200","author":"Mandelman A.","unstructured":"J.\u00a0 A. Mandelman , R.\u00a0 H. Dennard , G.\u00a0 B. Bronner , J.\u00a0 K. DeBrosse , R. Divakaruni , Y. Li , and C.\u00a0 J. Radens. 200 2. Challenges and Future Directions for the Scaling of Dynamic Random-Access Memory (DRAM). IBM JRD (Mar. 2002). J.\u00a0A. Mandelman, R.\u00a0H. Dennard, G.\u00a0B. Bronner, J.\u00a0K. DeBrosse, R. Divakaruni, Y. Li, and C.\u00a0J. Radens. 2002. Challenges and Future Directions for the Scaling of Dynamic Random-Access Memory (DRAM). IBM JRD (Mar. 2002).","journal-title":"J. Radens."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"crossref","unstructured":"O. Mutlu. 2013. Memory Scaling: A Systems Architecture Perspective. In IMW. O. Mutlu. 2013. Memory Scaling: A Systems Architecture Perspective. In IMW.","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_2_1_66_1","unstructured":"S. Naffziger. 1996. A Sub-Nanosecond 0.5\u03bcm 64b Adder Design. In ISSCC. S. Naffziger. 1996. A Sub-Nanosecond 0.5\u03bcm 64b Adder Design. In ISSCC."},{"key":"e_1_3_2_1_67_1","unstructured":"C. Nguyen C. Cagli E. Vianello A. Perisco G. Molas G. Reimbold Q. Rafhay and G. Ghibaudo. 2013. Advanced 1T1R Test Vehicle for RRAM Nanosecond-Range Switching-Time Resolution and Reliability Assessment. In IISWC. C. Nguyen C. Cagli E. Vianello A. Perisco G. Molas G. Reimbold Q. Rafhay and G. Ghibaudo. 2013. Advanced 1T1R Test Vehicle for RRAM Nanosecond-Range Switching-Time Resolution and Reliability Assessment. In IISWC."},{"key":"e_1_3_2_1_68_1","volume-title":"Geforce RTX 2070","author":"NVIDIA Corp.","year":"2070","unstructured":"NVIDIA Corp. [n. d.]. Geforce RTX 2070 . https:\/\/www.nvidia.com\/en-us\/geforce\/graphics-cards\/rtx- 2070 \/. NVIDIA Corp.[n. d.]. Geforce RTX 2070. https:\/\/www.nvidia.com\/en-us\/geforce\/graphics-cards\/rtx-2070\/."},{"key":"e_1_3_2_1_69_1","unstructured":"NVIDIA Corp.2018. NVIDIA Turing GPU Architecture. White Paper WP-09183-00. https:\/\/images.nvidia.com\/aem-dam\/en-zz\/Solutions\/design-visualization\/technologies\/turing-architecture\/NVIDIA-Turing-Architecture-Whitepaper.pdf. NVIDIA Corp.2018. NVIDIA Turing GPU Architecture. White Paper WP-09183-00. https:\/\/images.nvidia.com\/aem-dam\/en-zz\/Solutions\/design-visualization\/technologies\/turing-architecture\/NVIDIA-Turing-Architecture-Whitepaper.pdf."},{"key":"e_1_3_2_1_70_1","unstructured":"NVIDIA Corp.2021. CUDA Toolkit Documentation: Profiler. https:\/\/docs.nvidia.com\/cuda\/profiler-users-guide\/. NVIDIA Corp.2021. CUDA Toolkit Documentation: Profiler. https:\/\/docs.nvidia.com\/cuda\/profiler-users-guide\/."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_72_1","unstructured":"I. Richter K. Pas X. Guo R. Patel J. Liu E. Ipek and E.\u00a0G. Friedman. 2015. Memristive Accelerator for Extreme Scale Linear Solvers. In GOMACTech. I. Richter K. Pas X. Guo R. Patel J. Liu E. Ipek and E.\u00a0G. Friedman. 2015. Memristive Accelerator for Extreme Scale Linear Solvers. In GOMACTech."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","unstructured":"P. Rosenfeld E. C.-Balis and B. Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. CAL (Mar. 2011). P. Rosenfeld E. C.-Balis and B. Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. CAL (Mar. 2011).","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"crossref","unstructured":"V. Seshadri and O. Mutlu. 2017. Simple Operations in Memory to Reduce Data Movement. In Advances in Computers. Vol.\u00a0106. V. Seshadri and O. Mutlu. 2017. Simple Operations in Memory to Reduce Data Movement. In Advances in Computers. Vol.\u00a0106.","DOI":"10.1016\/bs.adcom.2017.04.004"},{"key":"e_1_3_2_1_76_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator With In-Situ Analog Arithmetic in Crossbars. In ISCA.","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee , A. Nag , Muralimanohar N, R. Balasubramonian , J.\u00a0 P. Strachan , M. Hu , R.\u00a0 S. Williams , and V. Srikumar . 2016 . ISAAC: A Convolutional Neural Network Accelerator With In-Situ Analog Arithmetic in Crossbars. In ISCA. A. Shafiee, A. Nag, Muralimanohar N, R. Balasubramonian, J.\u00a0P. Strachan, M. Hu, R.\u00a0S. Williams, and V. Srikumar. 2016. ISAAC: A Convolutional Neural Network Accelerator With In-Situ Analog Arithmetic in Crossbars. In ISCA."},{"key":"e_1_3_2_1_77_1","volume":"201","author":"Shen C.","unstructured":"W.\u00a0 C. Shen , C.\u00a0 Yu. Mei , Y.\u00a0 D. Chih , S. Sheu , M. Tsai , Y. King , and C.\u00a0 J. Lin. 201 2. High-K Metal Gate Contact RRAM (CRRAM) in Pure 28\u2009nm CMOS Logic Process. In IEDM. W.\u00a0C. Shen, C.\u00a0Yu. Mei, Y.\u00a0D. Chih, S. Sheu, M. Tsai, Y. King, and C.\u00a0J. Lin. 2012. High-K Metal Gate Contact RRAM (CRRAM) in Pure 28\u2009nm CMOS Logic Process. In IEDM.","journal-title":"J. Lin."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"crossref","unstructured":"R.\u00a0S. Shenoy G.\u00a0W. Burr K. Virwani B. Jackson A. Padilla P. Narayanan C.\u00a0T. Rettner R.\u00a0M. Shelby D.\u00a0S. Bethune K.\u00a0V. Raman M. Brightsky E. Joseph P.\u00a0M. Rice T. Topuria A.\u00a0J. Kellock B. Kurdi and K. Gopalakrishnan. 2014. MIEC (Mixed-Ionic-Electronic-Conduction)-Based Access Devices for Non-Volatile Crossbar Memory Arrays. SST (Oct. 2014). R.\u00a0S. Shenoy G.\u00a0W. Burr K. Virwani B. Jackson A. Padilla P. Narayanan C.\u00a0T. Rettner R.\u00a0M. Shelby D.\u00a0S. Bethune K.\u00a0V. Raman M. Brightsky E. Joseph P.\u00a0M. Rice T. Topuria A.\u00a0J. Kellock B. Kurdi and K. Gopalakrishnan. 2014. MIEC (Mixed-Ionic-Electronic-Conduction)-Based Access Devices for Non-Volatile Crossbar Memory Arrays. SST (Oct. 2014).","DOI":"10.1088\/0268-1242\/29\/10\/104005"},{"key":"e_1_3_2_1_79_1","unstructured":"S. Sheu P. Chiang W. Lin H. Lee P. Chen Y. Chen T. Wu F.\u00a0T. Chen K. Su M. Kao K. Cheng and M. Tsai. 2009. A 5ns Fast Write Multi-Level Non-Volatile 1K Bits RRAM Memory With Advance Write Scheme. In VLSIC. S. Sheu P. Chiang W. Lin H. Lee P. Chen Y. Chen T. Wu F.\u00a0T. Chen K. Su M. Kao K. Cheng and M. Tsai. 2009. A 5ns Fast Write Multi-Level Non-Volatile 1K Bits RRAM Memory With Advance Write Scheme. In VLSIC."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"crossref","unstructured":"S. Shirinzadeh M. Soeken P.-E. Gaillardon and R. Drechsler. 2018. Logic Synthesis for RRAM-Based In-Memory Computing. TCAD (Jul. 2018). S. Shirinzadeh M. Soeken P.-E. Gaillardon and R. Drechsler. 2018. Logic Synthesis for RRAM-Based In-Memory Computing. TCAD (Jul. 2018).","DOI":"10.1007\/978-3-319-51724-7_17"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"crossref","unstructured":"L. Song X. Qian H. Li and Y. Chen. 2017. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In HPCA. L. Song X. Qian H. Li and Y. Chen. 2017. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In HPCA.","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_82_1","volume-title":"The Influence of Temperature on Set Voltage for Different High Resistance State in 1T1R Devices. APEX (Feb","author":"Tan Y.F.","year":"2019","unstructured":"Y.F. Tan , Y.- T\u00a0Su amd M.- C\u00a0Chen , T.-C. Chang , T-M. Tsai , Y.-T. Tseng , C.-C. Yang , H.-X. Zheng , W.-C. Chen , and C.-C. Lin . 2019. The Influence of Temperature on Set Voltage for Different High Resistance State in 1T1R Devices. APEX (Feb . 2019 ). Y.F. Tan, Y.-T\u00a0Su amd M.-C\u00a0Chen, T.-C. Chang, T-M. Tsai, Y.-T. Tseng, C.-C. Yang, H.-X. Zheng, W.-C. Chen, and C.-C. Lin. 2019. The Influence of Temperature on Set Voltage for Different High Resistance State in 1T1R Devices. APEX (Feb. 2019)."},{"key":"e_1_3_2_1_83_1","volume-title":"Geforce RTX","author":"Tech Power Up.","year":"2070","unstructured":"Tech Power Up. [n. d.]. Geforce RTX 2070 . https:\/\/www.techpowerup.com\/gpu-specs\/geforce-rtx-2070.c3252. Tech Power Up. [n. d.]. Geforce RTX 2070. https:\/\/www.techpowerup.com\/gpu-specs\/geforce-rtx-2070.c3252."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"crossref","unstructured":"A. Torrezan J.\u00a0P. Strachn G. Medeiros-Ribeiro and R.\u00a0S. Williams. 2011. Sub-Nanosecond Switching Of A Tantalum Oxide Memristor. In Nanotechnology. A. Torrezan J.\u00a0P. Strachn G. Medeiros-Ribeiro and R.\u00a0S. Williams. 2011. Sub-Nanosecond Switching Of A Tantalum Oxide Memristor. In Nanotechnology.","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"e_1_3_2_1_85_1","unstructured":"X.\u00a0A. Tran B. Gao J.\u00a0F. Kang L. Wu Z.\u00a0R. Wang Z. Fang K.\u00a0L\u00a0. Pey Y.\u00a0C. Yeo A.\u00a0Y. Du B.\u00a0Y. Nguyen M.\u00a0F. Li and H.\u00a0Y.\u00a0Yu and. 2011. High Performance Unipolar AlOy\/HfOx\/Ni Based RRAM Compatible With Si Diodes for 3D Application. In VLSIT. X.\u00a0A. Tran B. Gao J.\u00a0F. Kang L. Wu Z.\u00a0R. Wang Z. Fang K.\u00a0L\u00a0. Pey Y.\u00a0C. Yeo A.\u00a0Y. Du B.\u00a0Y. Nguyen M.\u00a0F. Li and H.\u00a0Y.\u00a0Yu and. 2011. High Performance Unipolar AlOy\/HfOx\/Ni Based RRAM Compatible With Si Diodes for 3D Application. In VLSIT."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"crossref","unstructured":"J. Volder. 1959. The CORDIC Computing Technique. In WJCC. J. Volder. 1959. The CORDIC Computing Technique. In WJCC.","DOI":"10.1145\/1457838.1457886"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"crossref","unstructured":"J. Wang X. Dong and Y. Xie. 2014. Enabling High-Performance LPDDRx-Compatible MRAM. In ISLPED. J. Wang X. Dong and Y. Xie. 2014. Enabling High-Performance LPDDRx-Compatible MRAM. In ISLPED.","DOI":"10.1145\/2627369.2627610"},{"key":"e_1_3_2_1_88_1","first-page":"l","volume":"201","author":"Wong P.","unstructured":"H.-S.\u00a0 P. Wong , H.-Y. Lee , S. Yu , Y.-S. Chen , Y. Wu , P.-S. Chen , B. Lee , F.\u00a0 T. Chen , and M.- J. Tsai. 201 2. Meta l -Oxide RRAM. Proc. IEEE (Jun. 2012). H.-S.\u00a0P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F.\u00a0T. Chen, and M.-J. Tsai. 2012. Metal-Oxide RRAM. Proc. IEEE (Jun. 2012).","journal-title":"J. Tsai."},{"key":"e_1_3_2_1_89_1","unstructured":"x86 CPUs\u2019 Guide. [n. d.]. Intel Xeon Platinum 8153. http:\/\/www.x86-guide.net\/en\/cpu\/Intel-Xeon-Platinum-8153-cpu-no6299.html. x86 CPUs\u2019 Guide. [n. d.]. Intel Xeon Platinum 8153. http:\/\/www.x86-guide.net\/en\/cpu\/Intel-Xeon-Platinum-8153-cpu-no6299.html."},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"crossref","unstructured":"L. Xie H.\u00a0A.\u00a0D. Nguyen M. Taouil S. Hamdioui and K. Bertels. 2015. Fast Boolean Logic Mapped on Memristor Crossbar. In ICCD. L. Xie H.\u00a0A.\u00a0D. Nguyen M. Taouil S. Hamdioui and K. Bertels. 2015. Fast Boolean Logic Mapped on Memristor Crossbar. In ICCD.","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"e_1_3_2_1_91_1","volume-title":"Leakage Current-Forming Voltage Relation and Oxygen Gettering in HfOx RRAM Devices. EDL (May","author":"Young-Fisher G.","year":"2013","unstructured":"K.\u00a0 G. Young-Fisher , G. Bersuker , B. Butcher , A. Padovani , L. Larcher , D. Veksler , and D.\u00a0 C. Gilmer . 2013. Leakage Current-Forming Voltage Relation and Oxygen Gettering in HfOx RRAM Devices. EDL (May 2013 ). K.\u00a0G. Young-Fisher, G. Bersuker, B. Butcher, A. Padovani, L. Larcher, D. Veksler, and D.\u00a0C. Gilmer. 2013. Leakage Current-Forming Voltage Relation and Oxygen Gettering in HfOx RRAM Devices. EDL (May 2013)."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"crossref","unstructured":"J. Yu H.\u00a0A.\u00a0D. Nguyen L. Xie M. Taouil and S. Hamdioui. 2018. Memristive Devices for Computation-in-Memory. In DATE. J. Yu H.\u00a0A.\u00a0D. Nguyen L. Xie M. Taouil and S. Hamdioui. 2018. Memristive Devices for Computation-in-Memory. In DATE.","DOI":"10.23919\/DATE.2018.8342278"},{"key":"e_1_3_2_1_93_1","volume-title":"Emerging Memory Technologies: Recent Trends and Prospects. SCC-M (Spring","author":"Yu S.","year":"2016","unstructured":"S. Yu and Y.\u00a0 P. Chen . 2016. Emerging Memory Technologies: Recent Trends and Prospects. SCC-M (Spring 2016 ). S. Yu and Y.\u00a0P. Chen. 2016. Emerging Memory Technologies: Recent Trends and Prospects. SCC-M (Spring 2016)."},{"key":"e_1_3_2_1_94_1","volume":"201","author":"Zha Y.","unstructured":"Y. Zha and J. Li. 201 8. Liquid Silicon: A Data-Centric Reconfigurable Architecture Enabled by RRAM Technology. In FPGA. Y. Zha and J. Li. 2018. Liquid Silicon: A Data-Centric Reconfigurable Architecture Enabled by RRAM Technology. In FPGA.","journal-title":"J. Li."}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480071","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480071"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":96,"alternative-id":["10.1145\/3466752.3480071","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480071","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}