{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:32:10Z","timestamp":1767835930789,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Research Council (ERC)","award":["819134"],"award-info":[{"award-number":["819134"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480073","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"337-349","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Efficient, Distributed, and Non-Speculative Multi-Address Atomic Operations"],"prefix":"10.1145","author":[{"given":"Eduardo Jos\u00e9","family":"G\u00f3mez-Hern\u00e1ndez","sequence":"first","affiliation":[{"name":"University of Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan M.","family":"Cebrian","sequence":"additional","affiliation":[{"name":"University of Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rub\u00e9n","family":"Titos-Gil","sequence":"additional","affiliation":[{"name":"University of Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[{"name":"Uppsala University, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[{"name":"University of Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. Ice Lake (client) - Microarchitectures - Intel. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/ice_lake_(client)  [n.d.]. Ice Lake (client) - Microarchitectures - Intel. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/ice_lake_(client)"},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. A lock-free work-stealing deque. https:\/\/github.com\/ssbl\/concurrent-deque  [n.d.]. A lock-free work-stealing deque. https:\/\/github.com\/ssbl\/concurrent-deque"},{"key":"e_1_3_2_1_3_1","volume-title":"ASPLOS(ASPLOS \u201919).","author":"Abel Andreas","unstructured":"Andreas Abel and Jan Reineke . 2019. uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures . In ASPLOS(ASPLOS \u201919). New York, NY, USA , 673\u2013686. Andreas Abel and Jan Reineke. 2019. uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures. In ASPLOS(ASPLOS \u201919). New York, NY, USA, 673\u2013686."},{"key":"e_1_3_2_1_4_1","unstructured":"S. Afshar M. Behnam R.J. Bril and T. Nolte. 2017. Per processor spin-based protocols for multiprocessor real-time systems. Leibniz Transactions on Embedded Systems(2017).  S. Afshar M. Behnam R.J. Bril and T. Nolte. 2017. Per processor spin-based protocols for multiprocessor real-time systems. Leibniz Transactions on Embedded Systems(2017)."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing. 184\u2013193","author":"H.","unstructured":"James\u00a0 H. Anderson and Mark Moir. 1995. Universal Constructions for Multi-Object Operations . In Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing. 184\u2013193 . James\u00a0H. Anderson and Mark Moir. 1995. Universal Constructions for Multi-Object Operations. In Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing. 184\u2013193."},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. 2020. ARM\u00aeCortex\u00ae-X1 Core Technical Reference Manual. Number r1p1.  ARM. 2020. ARM\u00aeCortex\u00ae-X1 Core Technical Reference Manual. Number r1p1."},{"key":"e_1_3_2_1_7_1","volume-title":"Chen chi Kuo, and Ravindra Kuramkote","author":"Carter John","year":"2003","unstructured":"John Carter , Chen chi Kuo, and Ravindra Kuramkote . 2003 . A Comparison of Software and Hardware Synchronization Mechanisms for Distributed Shared Memory Multiprocessors . John Carter, Chen chi Kuo, and Ravindra Kuramkote. 2003. A Comparison of Software and Hardware Synchronization Mechanisms for Distributed Shared Memory Multiprocessors."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1073970.1073974"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.40"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/356586.356588"},{"key":"e_1_3_2_1_11_1","volume-title":"Introduction to Algorithms","author":"Cormen H.","unstructured":"Thomas\u00a0 H. Cormen , Charles\u00a0 E. Leiserson , Ronald\u00a0 L. Rivest , and Clifford Stein . 2009. Introduction to Algorithms , Third Edition(3rd ed.). The MIT Press . Thomas\u00a0H. Cormen, Charles\u00a0E. Leiserson, Ronald\u00a0L. Rivest, and Clifford Stein. 2009. Introduction to Algorithms, Third Edition(3rd ed.). The MIT Press."},{"key":"e_1_3_2_1_12_1","volume-title":"E.W. Dijkstra Archive","author":"Dijkstra W.","unstructured":"Edsger\u00a0 W. Dijkstra . [n.d.]. Hierarchical ordering of sequential processes. EDW-310 , E.W. Dijkstra Archive , Center for American History , University of Texas at Austin ([n. d.]). Edsger\u00a0W. Dijkstra. [n.d.]. Hierarchical ordering of sequential processes. EDW-310, E.W. Dijkstra Archive, Center for American History, University of Texas at Austin ([n. d.])."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1007912.1007945"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816011"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Steven Feldman Pierre Laborde and Damian Dechev. 2013. A Practical Wait-Free Multi-Word Compare-and-Swap Operation.  Steven Feldman Pierre Laborde and Damian Dechev. 2013. A Practical Wait-Free Multi-Word Compare-and-Swap Operation.","DOI":"10.1007\/s10766-014-0308-7"},{"key":"e_1_3_2_1_16_1","volume-title":"International Journal of Parallel Programming (Aug.","author":"Feldman Steven","year":"2014","unstructured":"Steven Feldman , Pierre Laborde , and Damian Dechev . 2014. A Wait-Free Multi-Word Compare-and-Swap Operation . International Journal of Parallel Programming (Aug. 2014 ). Steven Feldman, Pierre Laborde, and Damian Dechev. 2014. A Wait-Free Multi-Word Compare-and-Swap Operation. International Journal of Parallel Programming (Aug. 2014)."},{"key":"e_1_3_2_1_17_1","unstructured":"Agner Fog. 2018. Instruction Tables. Instruction latencies throughputs and micro-operation breakdowns. Available at http:\/\/www.agner.org\/optimize\/instruction_tables.pdf.  Agner Fog. 2018. Instruction Tables. Instruction latencies throughputs and micro-operation breakdowns. Available at http:\/\/www.agner.org\/optimize\/instruction_tables.pdf."},{"key":"e_1_3_2_1_18_1","unstructured":"Agner Fog. 2020. The microarchitecture of Intel AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. Available at https:\/\/www.agner.org\/optimize\/microarchitecture.pdf.  Agner Fog. 2020. The microarchitecture of Intel AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. Available at https:\/\/www.agner.org\/optimize\/microarchitecture.pdf."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024395"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Henrik Hansen Emad Maroun Andreas Kristensen Jimmi Marquart and Martin Schoeberl. 2017. A shared scratchpad memory with synchronization support. 1\u20136.  Henrik Hansen Emad Maroun Andreas Kristensen Jimmi Marquart and Martin Schoeberl. 2017. A shared scratchpad memory with synchronization support. 1\u20136.","DOI":"10.1109\/NORCHIP.2017.8124992"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 16th International Symposium on Distributed Computing.","author":"Harris Timothy","year":"2003","unstructured":"Timothy Harris , Keir Fraser , and Ian Pratt . 2003 . A Practical Multi-Word Compare-And-Swap Operation . Proceedings of the 16th International Symposium on Distributed Computing. Timothy Harris, Keir Fraser, and Ian Pratt. 2003. A Practical Multi-Word Compare-And-Swap Operation. Proceedings of the 16th International Symposium on Distributed Computing."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45414-4_21"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Maurice Herlihy. 1988. Impossibility and universality results for wait-free synchronization. In PODC \u201988.  Maurice Herlihy. 1988. Impossibility and universality results for wait-free synchronization. In PODC \u201988.","DOI":"10.1145\/62546.62593"},{"key":"e_1_3_2_1_24_1","volume-title":"A Methodology for Implementing Highly Concurrent Data Objects. (Nov","author":"Herlihy Maurice","year":"1993","unstructured":"Maurice Herlihy . 1993. A Methodology for Implementing Highly Concurrent Data Objects. (Nov . 1993 ), 745\u2013770. Maurice Herlihy. 1993. A Methodology for Implementing Highly Concurrent Data Objects. (Nov. 1993), 745\u2013770."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_26_1","volume-title":"The Art of Multiprocessor Programming","author":"Herlihy Maurice","unstructured":"Maurice Herlihy and Nir Shavit . 2008. The Art of Multiprocessor Programming . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. Maurice Herlihy and Nir Shavit. 2008. The Art of Multiprocessor Programming. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_27_1","unstructured":"Intel. 2016. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. www.intel.com.  Intel. 2016. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. www.intel.com."},{"key":"e_1_3_2_1_28_1","unstructured":"Intel Corporation. 2017. Intel\u00aeArchitecture Instruction Set Extensions Programming Reference. Number 319433-029US.  Intel Corporation. 2017. Intel\u00aeArchitecture Instruction Set Extensions Programming Reference. Number 319433-029US."},{"key":"e_1_3_2_1_29_1","unstructured":"Intel Corporation. 2020. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual. Number 325462-072US.  Intel Corporation. 2020. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual. Number 325462-072US."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/197917.198079"},{"key":"e_1_3_2_1_31_1","volume-title":"17th Int\u2019l Symp. on Computer Architecture (ISCA). 364\u2013373","author":"Jouppi P.","year":"1990","unstructured":"Norman\u00a0 P. Jouppi . 1990 . Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers . In 17th Int\u2019l Symp. on Computer Architecture (ISCA). 364\u2013373 . Norman\u00a0P. Jouppi. 1990. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In 17th Int\u2019l Symp. on Computer Architecture (ISCA). 364\u2013373."},{"key":"e_1_3_2_1_32_1","unstructured":"[\n  32\n  ]  Daniel Kondor.[n.d.]. https:\/\/senseable2015-6.mit.edu\/bitcoin\/  [32] Daniel Kondor.[n.d.]. https:\/\/senseable2015-6.mit.edu\/bitcoin\/"},{"key":"e_1_3_2_1_33_1","volume-title":"Atomic Vector Operations on Chip Multiprocessors. In 35th Int\u2019l Symp. on Computer Architecture (ISCA). 441\u2013452","author":"Kumar S.","year":"2008","unstructured":"S. Kumar , D. Kim , M. Smelyanskiy , Y. Chen , J. Chhugani , C.\u00a0 J. Hughes , C. Kim , V.\u00a0 W. Lee , and A.\u00a0 D. Nguyen . 2008 . Atomic Vector Operations on Chip Multiprocessors. In 35th Int\u2019l Symp. on Computer Architecture (ISCA). 441\u2013452 . S. Kumar, D. Kim, M. Smelyanskiy, Y. Chen, J. Chhugani, C.\u00a0J. Hughes, C. Kim, V.\u00a0W. Lee, and A.\u00a0D. Nguyen. 2008. Atomic Vector Operations on Chip Multiprocessors. In 35th Int\u2019l Symp. on Computer Architecture (ISCA). 441\u2013452."},{"key":"e_1_3_2_1_34_1","unstructured":"Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der F.\u00a0Zulian. 2020. The gem5 Simulator: Version 20.0+. arxiv:2007.03152\u00a0[cs.AR]  Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der F.\u00a0Zulian. 2020. The gem5 Simulator: Version 20.0+. arxiv:2007.03152\u00a0[cs.AR]"},{"key":"e_1_3_2_1_35_1","unstructured":"Douglas Macgregor David\u00a0S. Mothersole and John Zolnowsky. 1986. Method and apparatus for a compare and swap instruction. U.S. Patent 4584640.  Douglas Macgregor David\u00a0S. Mothersole and John Zolnowsky. 1986. Method and apparatus for a compare and swap instruction. U.S. Patent 4584640."},{"key":"e_1_3_2_1_36_1","volume-title":"STAMP: Stanford Transactional Applications for Multi-Processing. In Int\u2019l Symp. on Workload Characterization (IISWC). 35\u201346","author":"Minh Chi\u00a0Cao","year":"2008","unstructured":"Chi\u00a0Cao Minh , JaeWoong Chung , Christos Kozyrakis , and Kunle Olukotun . 2008 . STAMP: Stanford Transactional Applications for Multi-Processing. In Int\u2019l Symp. on Workload Characterization (IISWC). 35\u201346 . Chi\u00a0Cao Minh, JaeWoong Chung, Christos Kozyrakis, and Kunle Olukotun. 2008. STAMP: Stanford Transactional Applications for Multi-Processing. In Int\u2019l Symp. on Workload Characterization (IISWC). 35\u201346."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Mark Moir. 1997. Transparent support for wait-free transactions. In Distributed Algorithms. 305\u2013319.  Mark Moir. 1997. Transparent support for wait-free transactions. In Distributed Algorithms. 305\u2013319.","DOI":"10.1007\/BFb0030692"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Srishty Patel Rajshekar Kalayappan Ishani Mahajan and Smruti\u00a0R. Sarangi. 2017. A hardware implementation of the MCAS synchronization primitive. In 2017 Design Automation and Test in Europe (DATE). 918\u2013921.  Srishty Patel Rajshekar Kalayappan Ishani Mahajan and Smruti\u00a0R. Sarangi. 2017. A hardware implementation of the MCAS synchronization primitive. In 2017 Design Automation and Test in Europe (DATE). 918\u2013921.","DOI":"10.23919\/DATE.2017.7927120"},{"key":"e_1_3_2_1_39_1","volume-title":"Transactional Lock-Free Execution of Lock-Based Programs. In 10th Int\u2019l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 5\u201317","author":"Rajwar Ravi","year":"2002","unstructured":"Ravi Rajwar and James\u00a0 R Goodman . 2002 . Transactional Lock-Free Execution of Lock-Based Programs. In 10th Int\u2019l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 5\u201317 . Ravi Rajwar and James\u00a0R Goodman. 2002. Transactional Lock-Free Execution of Lock-Based Programs. In 10th Int\u2019l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 5\u201317."},{"key":"e_1_3_2_1_40_1","volume-title":"Non-Speculative Load-Load Reordering in TSO. In 44th Int\u2019l Symp. on Computer Architecture (ISCA). 187\u2013200","author":"Ros Alberto","year":"2017","unstructured":"Alberto Ros , Trevor\u00a0 E. Carlson , Mehdi Alipour , and Stefanos Kaxiras . 2017 . Non-Speculative Load-Load Reordering in TSO. In 44th Int\u2019l Symp. on Computer Architecture (ISCA). 187\u2013200 . Alberto Ros, Trevor\u00a0E. Carlson, Mehdi Alipour, and Stefanos Kaxiras. 2017. Non-Speculative Load-Load Reordering in TSO. In 44th Int\u2019l Symp. on Computer Architecture (ISCA). 187\u2013200."},{"key":"e_1_3_2_1_41_1","volume-title":"Non-Speculative Store Coalescing in Total Store Order. In 45th Int\u2019l Symp. on Computer Architecture (ISCA). 221\u2013234","author":"Ros Alberto","year":"2018","unstructured":"Alberto Ros and Stefanos Kaxiras . 2018 . Non-Speculative Store Coalescing in Total Store Order. In 45th Int\u2019l Symp. on Computer Architecture (ISCA). 221\u2013234 . Alberto Ros and Stefanos Kaxiras. 2018. Non-Speculative Store Coalescing in Total Store Order. In 45th Int\u2019l Symp. on Computer Architecture (ISCA). 221\u2013234."},{"key":"e_1_3_2_1_42_1","volume-title":"Evaluating the Cost of Atomic Operations on Modern Architectures. In 24th Int\u2019l Conf. on Parallel Architectures and Compilation Techniques (PACT). 445\u2013456","author":"Schweizer Hermann","year":"2015","unstructured":"Hermann Schweizer , Maciej Besta , and Torsten Hoefler . 2015 . Evaluating the Cost of Atomic Operations on Modern Architectures. In 24th Int\u2019l Conf. on Parallel Architectures and Compilation Techniques (PACT). 445\u2013456 . Hermann Schweizer, Maciej Besta, and Torsten Hoefler. 2015. Evaluating the Cost of Atomic Operations on Modern Architectures. In 24th Int\u2019l Conf. on Parallel Architectures and Compilation Techniques (PACT). 445\u2013456."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_1_44_1","first-page":"4","article-title":"Multiple Reservations and the Oklahoma Update","volume":"1","author":"Stone M.","year":"1993","unstructured":"Janice\u00a0 M. Stone , Harold\u00a0 S. Stone , Philip Heidelberger , and John Turek . 1993 . Multiple Reservations and the Oklahoma Update . IEEE Parallel & Distributed Technology: Systems & Applications 1 , 4 (Nov. 1993), 58\u201371. Janice\u00a0M. Stone, Harold\u00a0S. Stone, Philip Heidelberger, and John Turek. 1993. Multiple Reservations and the Oklahoma Update. IEEE Parallel & Distributed Technology: Systems & Applications 1, 4 (Nov. 1993), 58\u201371.","journal-title":"IEEE Parallel & Distributed Technology: Systems & Applications"},{"key":"e_1_3_2_1_45_1","volume-title":"Hardlock: A Concurrent Real-Time Multicore Locking Unit. In 2018 IEEE 21st International Symposium on Real-Time Distributed Computing (ISORC). 9\u201316","author":"Str\u00f8m B.","unstructured":"T.\u00a0 B. Str\u00f8m and M. Schoeberl . 2018 . Hardlock: A Concurrent Real-Time Multicore Locking Unit. In 2018 IEEE 21st International Symposium on Real-Time Distributed Computing (ISORC). 9\u201316 . T.\u00a0B. Str\u00f8m and M. Schoeberl. 2018. Hardlock: A Concurrent Real-Time Multicore Locking Unit. In 2018 IEEE 21st International Symposium on Real-Time Distributed Computing (ISORC). 9\u201316."},{"key":"e_1_3_2_1_46_1","volume-title":"The Trouble With Locks. C\/C++ Users Journal (March","author":"Sutter Herb","year":"2005","unstructured":"Herb Sutter . 2005. The Trouble With Locks. C\/C++ Users Journal (March 2005 ). Herb Sutter. 2005. The Trouble With Locks. C\/C++ Users Journal (March 2005)."},{"key":"e_1_3_2_1_47_1","volume-title":"Writing Lock-Free Code: A Corrected Queue. Dr. Dobb\u2019s Journal (October","author":"Sutter Herb","year":"2008","unstructured":"Herb Sutter . 2008. Writing Lock-Free Code: A Corrected Queue. Dr. Dobb\u2019s Journal (October 2008 ). Herb Sutter. 2008. Writing Lock-Free Code: A Corrected Queue. Dr. Dobb\u2019s Journal (October 2008)."},{"key":"e_1_3_2_1_48_1","volume-title":"Easy Lock-Free Indexing in Non-Volatile Memory. In 34th IEEE International Conference on Data Engineering (ICDE). 461\u2013472","author":"Wang Tianzheng","year":"2018","unstructured":"Tianzheng Wang , Justin\u00a0 J. Levandoski , and Per-\u00c5ke Larson . 2018 . Easy Lock-Free Indexing in Non-Volatile Memory. In 34th IEEE International Conference on Data Engineering (ICDE). 461\u2013472 . Tianzheng Wang, Justin\u00a0J. Levandoski, and Per-\u00c5ke Larson. 2018. Easy Lock-Free Indexing in Non-Volatile Memory. In 34th IEEE International Conference on Data Engineering (ICDE). 461\u2013472."},{"key":"e_1_3_2_1_49_1","unstructured":"A. Williams. 2019. C++ Concurrency in Action. Manning Publications. https:\/\/books.google.es\/books?id=PsPItwEACAAJ  A. Williams. 2019. C++ Concurrency in Action. Manning Publications. https:\/\/books.google.es\/books?id=PsPItwEACAAJ"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_51_1","volume-title":"Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance. In 2013 Conf. on Supercomputing (SC). 19:1\u201319:11","author":"Yoo M.","year":"2013","unstructured":"Richard\u00a0 M. Yoo , Christopher\u00a0 J. Hughes , Konrad Lai , and Ravi Rajwar . 2013 . Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance. In 2013 Conf. on Supercomputing (SC). 19:1\u201319:11 . Richard\u00a0M. Yoo, Christopher\u00a0J. Hughes, Konrad Lai, and Ravi Rajwar. 2013. Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance. In 2013 Conf. on Supercomputing (SC). 19:1\u201319:11."}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480073","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480073"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":51,"alternative-id":["10.1145\/3466752.3480073","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480073","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}