{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:36:58Z","timestamp":1772725018864,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480076","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"253-267","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Cryptographic Capability Computing"],"prefix":"10.1145","author":[{"given":"Michael","family":"LeMay","sequence":"first","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Joydeep","family":"Rakshit","sequence":"additional","affiliation":[{"name":"Intel Labs, India"}]},{"given":"Sergej","family":"Deutsch","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"David M.","family":"Durham","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Santosh","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Anant","family":"Nori","sequence":"additional","affiliation":[{"name":"Intel Labs, India"}]},{"given":"Jayesh","family":"Gaur","sequence":"additional","affiliation":[{"name":"Intel Labs, India"}]},{"given":"Andrew","family":"Weiler","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Salmin","family":"Sultana","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Karanvir","family":"Grewal","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Labs, India"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00058"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2012.345"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3196494.3196540"},{"key":"e_1_3_2_1_7_1","unstructured":"Chromium Project. 2020. Memory safety - The Chromium Projects. https:\/\/www.chromium.org\/Home\/chromium-security\/memory-safety  Chromium Project. 2020. Memory safety - The Chromium Projects. https:\/\/www.chromium.org\/Home\/chromium-security\/memory-safety"},{"key":"e_1_3_2_1_8_1","unstructured":"Peter Collingbourne. 2019. Add arm64 string.h function implementations for use with hardware supporting MTE. https:\/\/android.googlesource.com\/platform\/bionic\/+\/900d07d6a1f3e1eca8cdbb3b1db1ceeec0acc9e2  Peter Collingbourne. 2019. Add arm64 string.h function implementations for use with hardware supporting MTE. https:\/\/android.googlesource.com\/platform\/bionic\/+\/900d07d6a1f3e1eca8cdbb3b1db1ceeec0acc9e2"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the 12th USENIX Security Symposium","author":"Cowan Crispin","year":"2003","unstructured":"Crispin Cowan , Steve Beattie , John Johansen , and Perry Wagle . 2003 . PointGuardTM: Protecting Pointers From Buffer Overflow Vulnerabilities . In Proceedings of the 12th USENIX Security Symposium . Washington, DC, USA. https:\/\/www.usenix.org\/legacy\/event\/sec03\/tech\/full_papers\/cowan\/cowan_html\/ Crispin Cowan, Steve Beattie, John Johansen, and Perry Wagle. 2003. PointGuardTM: Protecting Pointers From Buffer Overflow Vulnerabilities. In Proceedings of the 12th USENIX Security Symposium. Washington, DC, USA. https:\/\/www.usenix.org\/legacy\/event\/sec03\/tech\/full_papers\/cowan\/cowan_html\/"},{"key":"e_1_3_2_1_10_1","volume-title":"Examining Intel\u2019s Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture. AnandTech (July","author":"Cutress Ian","year":"2019","unstructured":"Ian Cutress . 2019. Examining Intel\u2019s Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture. AnandTech (July 2019 ). https:\/\/www.anandtech.com\/show\/14514\/examining-intels-ice-lake-microarchitecture-and-sunny-cove\/3 Ian Cutress. 2019. Examining Intel\u2019s Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture. AnandTech (July 2019). https:\/\/www.anandtech.com\/show\/14514\/examining-intels-ice-lake-microarchitecture-and-sunny-cove\/3"},{"key":"e_1_3_2_1_11_1","volume-title":"The Ice Lake Benchmark Preview: Inside Intel\u2019s 10nm. AnandTech (Aug","author":"Cutress Ian","year":"2019","unstructured":"Ian Cutress . 2019. The Ice Lake Benchmark Preview: Inside Intel\u2019s 10nm. AnandTech (Aug . 2019 ). https:\/\/www.anandtech.com\/show\/14664\/testing-intel-ice-lake-10nm\/2 Ian Cutress. 2019. The Ice Lake Benchmark Preview: Inside Intel\u2019s 10nm. AnandTech (Aug. 2019). https:\/\/www.anandtech.com\/show\/14664\/testing-intel-ice-lake-10nm\/2"},{"key":"e_1_3_2_1_12_1","unstructured":"Joan Daemen Seth Hoffert Micha\u00ebl Peeters Gilles Van\u00a0Assche and Ronny Van\u00a0Keer. 2019. Xoodyak a lightweight cryptographic scheme. In NIST Lightweight Cryptography Project. https:\/\/csrc.nist.gov\/CSRC\/media\/Projects\/lightweight-cryptography\/documents\/round-2\/spec-doc-rnd2\/Xoodyak-spec-round2.pdf  Joan Daemen Seth Hoffert Micha\u00ebl Peeters Gilles Van\u00a0Assche and Ronny Van\u00a0Keer. 2019. Xoodyak a lightweight cryptographic scheme. In NIST Lightweight Cryptography Project. https:\/\/csrc.nist.gov\/CSRC\/media\/Projects\/lightweight-cryptography\/documents\/round-2\/spec-doc-rnd2\/Xoodyak-spec-round2.pdf"},{"key":"e_1_3_2_1_13_1","volume-title":"Pedro Maat\u00a0Costa Massolino, and Yann Rotella","author":"Daemen Joan","year":"2019","unstructured":"Joan Daemen , Pedro Maat\u00a0Costa Massolino, and Yann Rotella . 2019 . The Subterranean 2.0 cipher suite. In NIST Lightweight Cryptography Project . https:\/\/csrc.nist.gov\/CSRC\/media\/Projects\/lightweight-cryptography\/documents\/round-2\/spec-doc-rnd2\/subterranean-spec-round2.pdf Joan Daemen, Pedro Maat\u00a0Costa Massolino, and Yann Rotella. 2019. The Subterranean 2.0 cipher suite. In NIST Lightweight Cryptography Project. https:\/\/csrc.nist.gov\/CSRC\/media\/Projects\/lightweight-cryptography\/documents\/round-2\/spec-doc-rnd2\/subterranean-spec-round2.pdf"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346295"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 25th International Conference on Compiler Construction(CC \u201916)","author":"J.","unstructured":"Gregory\u00a0 J. Duck and Roland H.\u00a0C. Yap. 2016. Heap Bounds Protection with Low Fat Pointers . In Proceedings of the 25th International Conference on Compiler Construction(CC \u201916) . ACM, New York, NY, USA, 132\u2013142. https:\/\/doi.org\/10.1145\/2892208.2892212 10.1145\/2892208.2892212 Gregory\u00a0J. Duck and Roland H.\u00a0C. Yap. 2016. Heap Bounds Protection with Low Fat Pointers. In Proceedings of the 25th International Conference on Compiler Construction(CC \u201916). ACM, New York, NY, USA, 132\u2013142. https:\/\/doi.org\/10.1145\/2892208.2892212"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23287"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2663716.2663755"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 30th USENIX Security Symposium. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/mirzazade","author":"Farkhani Reza\u00a0Mirzazade","year":"2021","unstructured":"Reza\u00a0Mirzazade Farkhani , Mansour Ahmadi , and Long Lu . 2021 . PTAuth: Temporal Memory Safety via Robust Points-to Authentication . In Proceedings of the 30th USENIX Security Symposium. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/mirzazade Reza\u00a0Mirzazade Farkhani, Mansour Ahmadi, and Long Lu. 2021. PTAuth: Temporal Memory Safety via Robust Points-to Authentication. In Proceedings of the 30th USENIX Security Symposium. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/mirzazade"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241292"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the 2020 IEEE Symposium on Security and Privacy.","author":"Filardo Nathaniel\u00a0Wesley","unstructured":"Nathaniel\u00a0Wesley Filardo , Brett\u00a0 F. Gutstein , Jonathan Woodruff , Sam Ainsworth , Lucian Paul-Trifu , Brooks Davis , Hongyan Xia , Edward\u00a0Tomasz Napierala , Alexander Richardson , John Baldwin , David Chisnall , Jessica Clarke , Khilan Gudka , Alexandre Joannou , A.\u00a0 Theodore Markettos , Alfredo Mazzinghi , Robert\u00a0 M. Norton , Michael Roe , Peter Sewell , Stacey Son , Timothy\u00a0 M. Jones , Simon\u00a0 W. Moore , Peter\u00a0 G. Neumann , and Robert N . \u00a0M. Watson. 2020. Cornucopia: Temporal Safety for CHERI Heaps . In Proceedings of the 2020 IEEE Symposium on Security and Privacy. Nathaniel\u00a0Wesley Filardo, Brett\u00a0F. Gutstein, Jonathan Woodruff, Sam Ainsworth, Lucian Paul-Trifu, Brooks Davis, Hongyan Xia, Edward\u00a0Tomasz Napierala, Alexander Richardson, John Baldwin, David Chisnall, Jessica Clarke, Khilan Gudka, Alexandre Joannou, A.\u00a0Theodore Markettos, Alfredo Mazzinghi, Robert\u00a0M. Norton, Michael Roe, Peter Sewell, Stacey Son, Timothy\u00a0M. Jones, Simon\u00a0W. Moore, Peter\u00a0G. Neumann, and Robert N.\u00a0M. Watson. 2020. Cornucopia: Temporal Safety for CHERI Heaps. In Proceedings of the 2020 IEEE Symposium on Security and Privacy."},{"key":"e_1_3_2_1_22_1","unstructured":"haraken. 2020. CheckedPtr2 and CheckedPtr3. https:\/\/docs.google.com\/document\/d\/14TsvTgswPUOQuQoI9TmkFQnuSaFD8ZLHRvzapNwl5vs  haraken. 2020. CheckedPtr2 and CheckedPtr3. https:\/\/docs.google.com\/document\/d\/14TsvTgswPUOQuQoI9TmkFQnuSaFD8ZLHRvzapNwl5vs"},{"key":"e_1_3_2_1_23_1","volume-title":"Computer architecture: a quantitative approach","author":"Hennessy L","unstructured":"John\u00a0 L Hennessy and David\u00a0 A Patterson . 2011. Computer architecture: a quantitative approach . Elsevier . John\u00a0L Hennessy and David\u00a0A Patterson. 2011. Computer architecture: a quantitative approach. Elsevier."},{"key":"e_1_3_2_1_25_1","volume-title":"Hardware-based Always-On Heap Memory Safety. In 53rd Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201920)","author":"Kim Y.","year":"2020","unstructured":"Y. Kim , J. Lee , and H. Kim . 2020 . Hardware-based Always-On Heap Memory Safety. In 53rd Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201920) . Los Alamitos, CA, USA, 1153\u20131166. https:\/\/doi.org\/10.1109\/MICRO50266. 2020 .00095 10.1109\/MICRO50266.2020.00095 Y. Kim, J. Lee, and H. Kim. 2020. Hardware-based Always-On Heap Memory Safety. In 53rd Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201920). Los Alamitos, CA, USA, 1153\u20131166. https:\/\/doi.org\/10.1109\/MICRO50266.2020.00095"},{"key":"e_1_3_2_1_26_1","volume-title":"LKML: Andrey Konovalov: [PATCH v19 00\/15] arm64: untag user pointers passed to the kernel. https:\/\/lkml.org\/lkml\/2019\/7\/23\/728","author":"Konovalov Andrey","year":"2019","unstructured":"Andrey Konovalov . 2019 . LKML: Andrey Konovalov: [PATCH v19 00\/15] arm64: untag user pointers passed to the kernel. https:\/\/lkml.org\/lkml\/2019\/7\/23\/728 Andrey Konovalov. 2019. LKML: Andrey Konovalov: [PATCH v19 00\/15] arm64: untag user pointers passed to the kernel. https:\/\/lkml.org\/lkml\/2019\/7\/23\/728"},{"key":"e_1_3_2_1_27_1","first-page":"2642","volume-title":"Bit Length Parameterizable Cipher. In 2020 IEEE Symposium on Computers and Communications(ISCC \u201920)","author":"Kounavis M.","year":"2020","unstructured":"M. Kounavis , S. Deutsch , S. Ghosh , and D. Durham . 2020. K-Cipher: A Low Latency , Bit Length Parameterizable Cipher. In 2020 IEEE Symposium on Computers and Communications(ISCC \u201920) . https:\/\/doi.org\/10.1109\/ISCC50000. 2020 .9219582 ISSN: 2642 - 7389 . 10.1109\/ISCC50000.2020.9219582 M. Kounavis, S. Deutsch, S. Ghosh, and D. Durham. 2020. K-Cipher: A Low Latency, Bit Length Parameterizable Cipher. In 2020 IEEE Symposium on Computers and Communications(ISCC \u201920). https:\/\/doi.org\/10.1109\/ISCC50000.2020.9219582 ISSN: 2642-7389."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851200"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516713"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23238"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333716"},{"key":"e_1_3_2_1_32_1","volume-title":"Capability-based Computer Systems","author":"Levy M.","unstructured":"Henry\u00a0 M. Levy . 1984. Capability-based Computer Systems . Digital Press . https:\/\/homes.cs.washington.edu\/~levy\/capabook\/ Henry\u00a0M. Levy. 1984. Capability-based Computer Systems. Digital Press. https:\/\/homes.cs.washington.edu\/~levy\/capabook\/"},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the 28th USENIX Security Symposium. 177\u2013194","author":"Liljestrand Hans","unstructured":"Hans Liljestrand , Thomas Nyman , Kui Wang , Carlos\u00a0Chinea Perez , Jan-Erik Ekberg , and N. Asokan . 2019. PAC it up: Towards Pointer Integrity using ARM Pointer Authentication . In Proceedings of the 28th USENIX Security Symposium. 177\u2013194 . https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/liljestrand Hans Liljestrand, Thomas Nyman, Kui Wang, Carlos\u00a0Chinea Perez, Jan-Erik Ekberg, and N. Asokan. 2019. PAC it up: Towards Pointer Integrity using ARM Pointer Authentication. In Proceedings of the 28th USENIX Security Symposium. 177\u2013194. https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/liljestrand"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3320269.3384746"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243826"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_37_1","unstructured":"Matt Miller. 2019. Trends Challenges and Strategic Shifts in the Software Vulnerability Mitigation Landscape. https:\/\/www.youtube.com\/watch?v=PjbGojjnBZQ.  Matt Miller. 2019. Trends Challenges and Strategic Shifts in the Software Vulnerability Mitigation Landscape. https:\/\/www.youtube.com\/watch?v=PjbGojjnBZQ."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337181"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806651.1806657"},{"key":"e_1_3_2_1_40_1","volume-title":"Intel Launches World\u2019s Best Processor for Thin-and-Light Laptops: 11th Gen Intel Core. https:\/\/newsroom.intel.com\/news-releases\/11th-gen-tiger-lake-evo\/","author":"Newsroom Intel\u00ae","unstructured":"Intel\u00ae Newsroom . 2020. Intel Launches World\u2019s Best Processor for Thin-and-Light Laptops: 11th Gen Intel Core. https:\/\/newsroom.intel.com\/news-releases\/11th-gen-tiger-lake-evo\/ Intel\u00ae Newsroom. 2020. Intel Launches World\u2019s Best Processor for Thin-and-Light Laptops: 11th Gen Intel Core. https:\/\/newsroom.intel.com\/news-releases\/11th-gen-tiger-lake-evo\/"},{"key":"e_1_3_2_1_41_1","unstructured":"NIST Information Technology Laboratory Computer Security Resource Center. [n. d.]. Lightweight Cryptography. https:\/\/csrc.nist.gov\/projects\/lightweight-cryptography  NIST Information Technology Laboratory Computer Security Resource Center. [n. d.]. Lightweight Cryptography. https:\/\/csrc.nist.gov\/projects\/lightweight-cryptography"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3224423"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358299"},{"key":"e_1_3_2_1_44_1","volume-title":"ARM Memory Tagging Extension and How It Improves C\/C++ Memory Safety. USENIX ;login: 44, 2","author":"Serebryany Kostya","year":"2019","unstructured":"Kostya Serebryany . 2019. ARM Memory Tagging Extension and How It Improves C\/C++ Memory Safety. USENIX ;login: 44, 2 ( 2019 ), 5. https:\/\/www.usenix.org\/publications\/login\/summer2019\/serebryany Kostya Serebryany. 2019. ARM Memory Tagging Extension and How It Improves C\/C++ Memory Safety. USENIX ;login: 44, 2 (2019), 5. https:\/\/www.usenix.org\/publications\/login\/summer2019\/serebryany"},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the 2012 USENIX Annual Technical Conference(USENIX ATC \u201912)","author":"Serebryany Konstantin","year":"2012","unstructured":"Konstantin Serebryany , Derek Bruening , Alexander Potapenko , and Dmitriy Vyukov . 2012 . AddressSanitizer: A Fast Address Sanity Checker . In Proceedings of the 2012 USENIX Annual Technical Conference(USENIX ATC \u201912) . Boston, MA, 309\u2013318. https:\/\/www.usenix.org\/conference\/atc12\/technical-sessions\/presentation\/serebryany Konstantin Serebryany, Derek Bruening, Alexander Potapenko, and Dmitriy Vyukov. 2012. AddressSanitizer: A Fast Address Sanity Checker. In Proceedings of the 2012 USENIX Annual Technical Conference(USENIX ATC \u201912). Boston, MA, 309\u2013318. https:\/\/www.usenix.org\/conference\/atc12\/technical-sessions\/presentation\/serebryany"},{"key":"e_1_3_2_1_46_1","volume-title":"Memory Tagging and how it improves C\/C++ memory safety. arXiv (Feb","author":"Serebryany Kostya","year":"2018","unstructured":"Kostya Serebryany , Evgenii Stepanov , Aleksey Shlyapnikov , Vlad Tsyrklevich , and Dmitry Vyukov . 2018. Memory Tagging and how it improves C\/C++ memory safety. arXiv (Feb . 2018 ). http:\/\/arxiv.org\/abs\/1802.09517 Kostya Serebryany, Evgenii Stepanov, Aleksey Shlyapnikov, Vlad Tsyrklevich, and Dmitry Vyukov. 2018. Memory Tagging and how it improves C\/C++ memory safety. arXiv (Feb. 2018). http:\/\/arxiv.org\/abs\/1802.09517"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00068"},{"key":"e_1_3_2_1_49_1","unstructured":"Etienne Sicard. 2017. Introducing 7-nm FinFET technology in Microwind. https:\/\/hal.archives-ouvertes.fr\/hal-01558775  Etienne Sicard. 2017. Introducing 7-nm FinFET technology in Microwind. https:\/\/hal.archives-ouvertes.fr\/hal-01558775"},{"key":"e_1_3_2_1_50_1","volume-title":"Practical Memory Safety with REST. In ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 600\u2013611","author":"Sinha K.","year":"2018","unstructured":"K. Sinha and S. Sethumadhavan . 2018 . Practical Memory Safety with REST. In ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 600\u2013611 . https:\/\/doi.org\/10.1109\/ISCA. 2018 .00056 10.1109\/ISCA.2018.00056 K. Sinha and S. Sethumadhavan. 2018. Practical Memory Safety with REST. In ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 600\u2013611. https:\/\/doi.org\/10.1109\/ISCA.2018.00056"},{"key":"e_1_3_2_1_51_1","first-page":"1072","volume-title":"Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow. In 37th International Symposium on Microarchitecture(MICRO-37)","author":"Tuck Nathan","year":"2004","unstructured":"Nathan Tuck , Brad Calder , and George Varghese . 2004 . Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow. In 37th International Symposium on Microarchitecture(MICRO-37) . 209\u2013220. https:\/\/doi.org\/10.1109\/MICRO.2004.20 ISSN: 1072 - 4451 . 10.1109\/MICRO.2004.20 Nathan Tuck, Brad Calder, and George Varghese. 2004. Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow. In 37th International Symposium on Microarchitecture(MICRO-37). 209\u2013220. https:\/\/doi.org\/10.1109\/MICRO.2004.20 ISSN: 1072-4451."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064211"},{"key":"e_1_3_2_1_53_1","volume-title":"MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging. In IEEE 13th International Symposium on High Performance Computer Architecture (HPCA). http:\/\/dx.doi.org\/10","author":"Venkataramani G.","year":"2007","unstructured":"G. Venkataramani , B. Roemer , Y. Solihin , and M. Prvulovic . 2007 . MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging. In IEEE 13th International Symposium on High Performance Computer Architecture (HPCA). http:\/\/dx.doi.org\/10 .1109\/HPCA. 2007 .346205 10.1109\/HPCA.2007.346205 G. Venkataramani, B. Roemer, Y. Solihin, and M. Prvulovic. 2007. MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging. In IEEE 13th International Symposium on High Performance Computer Architecture (HPCA). http:\/\/dx.doi.org\/10.1109\/HPCA.2007.346205"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.9"},{"key":"e_1_3_2_1_55_1","unstructured":"WikiChip [n. d.]. Ice Lake (client) - Microarchitectures - Intel. WikiChip. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/sunny_cove  WikiChip [n. d.]. Ice Lake (client) - Microarchitectures - Intel. WikiChip. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/sunny_cove"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358288"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304017"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00020"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480076","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480076"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":53,"alternative-id":["10.1145\/3466752.3480076","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480076","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}