{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:43:29Z","timestamp":1783035809836,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":65,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"MOTIE\/KEIT","award":["10077609"],"award-info":[{"award-number":["10077609"]}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2018R1A5A1059921"],"award-info":[{"award-number":["NRF-2018R1A5A1059921"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480080","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"268-281","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory"],"prefix":"10.1145","author":[{"given":"Jaehyun","family":"Park","sequence":"first","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byeongho","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sungmin","family":"Yun","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eojin","family":"Lee","sequence":"additional","affiliation":[{"name":"Inha University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minsoo","family":"Rhu","sequence":"additional","affiliation":[{"name":"KAIST, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2017. Caffe2. https:\/\/caffe2.ai  2017. Caffe2. https:\/\/caffe2.ai"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.30"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358278"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00070"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00080"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2959100.2959190"},{"key":"e_1_3_2_1_9_1","unstructured":"CriteoLabs. 2014. Kaggle Display Advertising Challenge Dataset. http:\/\/labs.criteo.com\/2014\/02\/download-kaggle-display-advertising-challenge-dataset\/  CriteoLabs. 2014. Kaggle Display Advertising Challenge Dataset. http:\/\/labs.criteo.com\/2014\/02\/download-kaggle-display-advertising-challenge-dataset\/"},{"key":"e_1_3_2_1_10_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally J.","unstructured":"William\u00a0 J. Dally and Brian\u00a0 P. Towles . 2004. Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc . William\u00a0J. Dally and Brian\u00a0P. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of Machine Learning and Systems.","author":"Eisenman Assaf","year":"2019","unstructured":"Assaf Eisenman , Maxim Naumov , Darryl Gardner , Misha Smelyanskiy , Sergey Pupyrev , Kim Hazelwood , Asaf Cidon , and Sachin Katti . 2019 . Bandana: Using Non-volatile Memory for Storing Deep Learning Models . In Proceedings of Machine Learning and Systems. Assaf Eisenman, Maxim Naumov, Darryl Gardner, Misha Smelyanskiy, Sergey Pupyrev, Kim Hazelwood, Asaf Cidon, and Sachin Katti. 2019. Bandana: Using Non-volatile Memory for Storing Deep Learning Models. In Proceedings of Machine Learning and Systems."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00035"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00071"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00084"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Udit Gupta Samuel Hsia Jeff Zhang Mark Wilkening Javin Pombra Hsien-Hsin\u00a0S. Lee Gu-Yeon Wei Carole-Jean Wu and David Brooks. 2021. RecPipe: Co-designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance. (2021). arXiv:arXiv:2105.08820  Udit Gupta Samuel Hsia Jeff Zhang Mark Wilkening Javin Pombra Hsien-Hsin\u00a0S. Lee Gu-Yeon Wei Carole-Jean Wu and David Brooks. 2021. RecPipe: Co-designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance. (2021). arXiv:arXiv:2105.08820","DOI":"10.1145\/3466752.3480127"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00047"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358329"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00083"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378494"},{"key":"e_1_3_2_1_24_1","unstructured":"JEDEC. 2017. DDR4 SDRAM Standard.  JEDEC. 2017. DDR4 SDRAM Standard."},{"key":"e_1_3_2_1_25_1","unstructured":"JEDEC. 2019. DDR4 Registering Clock Driver.  JEDEC. 2019. DDR4 Registering Clock Driver."},{"key":"e_1_3_2_1_26_1","unstructured":"JEDEC. 2020. DDR5 SDRAM Standard.  JEDEC. 2020. DDR5 SDRAM Standard."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429446"},{"key":"e_1_3_2_1_28_1","volume-title":"Optimizing Deep Learning Recommender Systems Training on CPU Cluster Architectures. In International Conference for High Performance Computing, Networking, Storage and Analysis(SC). 1\u201315","author":"Kalamkar Dhiraj","year":"2020","unstructured":"Dhiraj Kalamkar , Evangelos Georganas , Sudarshan Srinivasan , Jianping Chen , Mikhail Shiryaev , and Alexander Heinecke . 2020 . Optimizing Deep Learning Recommender Systems Training on CPU Cluster Architectures. In International Conference for High Performance Computing, Networking, Storage and Analysis(SC). 1\u201315 . https:\/\/doi.org\/10.1109\/SC41405.2020.00047 10.1109\/SC41405.2020.00047 Dhiraj Kalamkar, Evangelos Georganas, Sudarshan Srinivasan, Jianping Chen, Mikhail Shiryaev, and Alexander Heinecke. 2020. Optimizing Deep Learning Recommender Systems Training on CPU Cluster Architectures. In International Conference for High Performance Computing, Networking, Storage and Analysis(SC). 1\u201315. https:\/\/doi.org\/10.1109\/SC41405.2020.00047"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"e_1_3_2_1_30_1","volume-title":"Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM","author":"Ke Liu","year":"2021","unstructured":"Liu Ke , Xuan Zhang , Jinin So , Jong-Geon Lee , Shin-Haeng Kang , Sukhan Lee , Songyi Han , Yeongon Cho , Jin\u00a0Hyun Kim , Yongsuk Kwon , Kyungsoo Kim , Jin Jung , Ilkwon Yun , Sung\u00a0Joo Park , Hyunsun Park , Joonho Song , Jeonghyeon Cho , Kyomin Sohn , Nam\u00a0Sung Kim , and Hsien- Hsin\u00a0Sean Lee . 2021. Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM . IEEE Micro 01 ( July 2021 ), 1\u20131. https:\/\/doi.org\/10.1109\/MM.2021.3097700 10.1109\/MM.2021.3097700 Liu Ke, Xuan Zhang, Jinin So, Jong-Geon Lee, Shin-Haeng Kang, Sukhan Lee, Songyi Han, Yeongon Cho, Jin\u00a0Hyun Kim, Yongsuk Kwon, Kyungsoo Kim, Jin Jung, Ilkwon Yun, Sung\u00a0Joo Park, Hyunsun Park, Joonho Song, Jeonghyeon Cho, Kyomin Sohn, Nam\u00a0Sung Kim, and Hsien-Hsin\u00a0Sean Lee. 2021. Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM. IEEE Micro01 (July 2021), 1\u20131. https:\/\/doi.org\/10.1109\/MM.2021.3097700"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3042805"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.41"},{"key":"e_1_3_2_1_33_1","volume-title":"High-Speed SerDes and RX\/TX Equalization Scheme. In 2019 IEEE International Solid- State Circuits Conference - (ISSCC). 380\u2013382","author":"Kim Dongkyun","year":"2019","unstructured":"Dongkyun Kim , Minsu Park , Sungchun Jang , Jun-Yong Song , Hankyu Chi , Geunho Choi , Sunmyung Choi , Jaeil Kim , Changhyun Kim , Kyungwhan Kim , Kibong Koo , Seonghwi Song , Yongmi Kim , Dong\u00a0Uk Lee , Jaein Lee , Daesuk Kim , Kihun Kwon , Minsik Han , Byeongchan Choi , Hongjung Kim , Sanghyun Ku , Yeonuk Kim , Jongsam Kim , Sanghui Kim , Youngsuk Seo , Seungwook Oh , Dain Im , Haksong Kim , Jonghyuck Choi , Jinil Chung , Changhyun Lee , Yongsung Lee , Joo-Hwan Cho , Junhyun Chun , and Jonghoon Oh . 2019 . 23.2 A 1.1V 1ynm 6.4Gb\/s\/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL , High-Speed SerDes and RX\/TX Equalization Scheme. In 2019 IEEE International Solid- State Circuits Conference - (ISSCC). 380\u2013382 . https:\/\/doi.org\/10.1109\/ISSCC.2019.8662320 10.1109\/ISSCC.2019.8662320 Dongkyun Kim, Minsu Park, Sungchun Jang, Jun-Yong Song, Hankyu Chi, Geunho Choi, Sunmyung Choi, Jaeil Kim, Changhyun Kim, Kyungwhan Kim, Kibong Koo, Seonghwi Song, Yongmi Kim, Dong\u00a0Uk Lee, Jaein Lee, Daesuk Kim, Kihun Kwon, Minsik Han, Byeongchan Choi, Hongjung Kim, Sanghyun Ku, Yeonuk Kim, Jongsam Kim, Sanghui Kim, Youngsuk Seo, Seungwook Oh, Dain Im, Haksong Kim, Jonghyuck Choi, Jinil Chung, Changhyun Lee, Yongsung Lee, Joo-Hwan Cho, Junhyun Chun, and Jonghoon Oh. 2019. 23.2 A 1.1V 1ynm 6.4Gb\/s\/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX\/TX Equalization Scheme. In 2019 IEEE International Solid- State Circuits Conference - (ISSCC). 380\u2013382. https:\/\/doi.org\/10.1109\/ISSCC.2019.8662320"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358284"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00029"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357550"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00059"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"e_1_3_2_1_44_1","volume-title":"CUDA: Scalable Parallel Programming for High-Performance Scientific Computing. In 2008 5th IEEE International Symposium on Biomedical Imaging: From Nano to Macro(ISBI). 836\u2013838","author":"Luebke David","year":"2008","unstructured":"David Luebke . 2008 . CUDA: Scalable Parallel Programming for High-Performance Scientific Computing. In 2008 5th IEEE International Symposium on Biomedical Imaging: From Nano to Macro(ISBI). 836\u2013838 . https:\/\/doi.org\/10.1109\/ISBI.2008.4541126 10.1109\/ISBI.2008.4541126 David Luebke. 2008. CUDA: Scalable Parallel Programming for High-Performance Scientific Computing. In 2008 5th IEEE International Symposium on Biomedical Imaging: From Nano to Macro(ISBI). 836\u2013838. https:\/\/doi.org\/10.1109\/ISBI.2008.4541126"},{"key":"e_1_3_2_1_45_1","unstructured":"Micron. 2017. Calculating Memory Power for DDR4 SDRAM.  Micron. 2017. Calculating Memory Power for DDR4 SDRAM."},{"key":"e_1_3_2_1_46_1","unstructured":"Maxim Naumov Dheevatsa Mudigere Hao-Jun Shi Jianyu Huang Narayanan Sundaraman Jongsoo Park Xiaodong Wang Udit Gupta Carole-Jean Wu Alisson Azzolini Dmytro Dzhulgakov Andrey Mallevich Ilia Cherniavskii Yinghai Lu Raghuraman Krishnamoorthi Ansha Yu Volodymyr Kondratenko Stephanie Pereira Xianjie Chen and Misha Smelyanskiy. 2019. Deep Learning Recommendation Model for Personalization and Recommendation Systems. (2019). arXiv:arXiv:1906.00091  Maxim Naumov Dheevatsa Mudigere Hao-Jun Shi Jianyu Huang Narayanan Sundaraman Jongsoo Park Xiaodong Wang Udit Gupta Carole-Jean Wu Alisson Azzolini Dmytro Dzhulgakov Andrey Mallevich Ilia Cherniavskii Yinghai Lu Raghuraman Krishnamoorthi Ansha Yu Volodymyr Kondratenko Stephanie Pereira Xianjie Chen and Misha Smelyanskiy. 2019. Deep Learning Recommendation Model for Personalization and Recommendation Systems. (2019). arXiv:arXiv:1906.00091"},{"key":"e_1_3_2_1_47_1","volume-title":"10th USENIX Symposium on Networked Systems Design and Implementation(NSDI). USENIX Association","author":"Nishtala Rajesh","year":"2013","unstructured":"Rajesh Nishtala , Hans Fugal , Steven Grimm , Marc Kwiatkowski , Herman Lee , Harry Li , Ryan McElroy , Mike Paleczny , Daniel Peek , Paul Saab , David Stafford , Tony Tung , and Venkateshwaran Venkataramani . 2013 . Scaling Memcache at Facebook . In 10th USENIX Symposium on Networked Systems Design and Implementation(NSDI). USENIX Association , Lombard, IL, 385\u2013398. https:\/\/www.usenix.org\/conference\/nsdi13\/technical-sessions\/presentation\/nishtala Rajesh Nishtala, Hans Fugal, Steven Grimm, Marc Kwiatkowski, Herman Lee, Harry Li, Ryan McElroy, Mike Paleczny, Daniel Peek, Paul Saab, David Stafford, Tony Tung, and Venkateshwaran Venkataramani. 2013. Scaling Memcache at Facebook. In 10th USENIX Symposium on Networked Systems Design and Implementation(NSDI). USENIX Association, Lombard, IL, 385\u2013398. https:\/\/www.usenix.org\/conference\/nsdi13\/technical-sessions\/presentation\/nishtala"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2324894"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853230"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"e_1_3_2_1_53_1","volume-title":"Error-correcting codes","author":"Peterson W.","unstructured":"William\u00a0 W. Peterson and Edward\u00a0 J. Weldon . 1972. Error-correcting codes . MIT press . William\u00a0W. Peterson and Edward\u00a0J. Weldon. 1972. Error-correcting codes. MIT press."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00045"},{"key":"e_1_3_2_1_55_1","unstructured":"Samsung Electronics. 2017. 8Gb B-die DDR4 SDRAM. https:\/\/www.samsung.com\/semiconductor\/global.semi\/file\/resource\/2017\/11\/8G_B_DDR4_Samsung_Spec_Rev2_1_Feb_17-0.pdf  Samsung Electronics. 2017. 8Gb B-die DDR4 SDRAM. https:\/\/www.samsung.com\/semiconductor\/global.semi\/file\/resource\/2017\/11\/8G_B_DDR4_Samsung_Spec_Rev2_1_Feb_17-0.pdf"},{"key":"#cr-split#-e_1_3_2_1_56_1.1","doi-asserted-by":"crossref","unstructured":"Hao-Jun\u00a0Michael Shi Dheevatsa Mudigere Maxim Naumov and Jiyan Yang. 2020. Compositional Embeddings Using Complementary Partitions for Memory-Efficient Recommendation Systems. (2020) 165-175. https:\/\/doi.org\/10.1145\/3394486.3403059 10.1145\/3394486.3403059","DOI":"10.1145\/3394486.3403059"},{"key":"#cr-split#-e_1_3_2_1_56_1.2","doi-asserted-by":"crossref","unstructured":"Hao-Jun\u00a0Michael Shi Dheevatsa Mudigere Maxim Naumov and Jiyan Yang. 2020. Compositional Embeddings Using Complementary Partitions for Memory-Efficient Recommendation Systems. (2020) 165-175. https:\/\/doi.org\/10.1145\/3394486.3403059","DOI":"10.1145\/3394486.3403059"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"#cr-split#-e_1_3_2_1_60_1.1","doi-asserted-by":"crossref","unstructured":"Mengdi Wang Chen Meng Guoping Long Chuan Wu Jun Yang Wei Lin and Yangqing Jia. 2019. Characterizing Deep Learning Training Workloads on Alibaba-PAI. 189-202. https:\/\/doi.org\/10.1109\/IISWC47752.2019.9042047 10.1109\/IISWC47752.2019.9042047","DOI":"10.1109\/IISWC47752.2019.9042047"},{"key":"#cr-split#-e_1_3_2_1_60_1.2","doi-asserted-by":"crossref","unstructured":"Mengdi Wang Chen Meng Guoping Long Chuan Wu Jun Yang Wei Lin and Yangqing Jia. 2019. Characterizing Deep Learning Training Workloads on Alibaba-PAI. 189-202. https:\/\/doi.org\/10.1109\/IISWC47752.2019.9042047","DOI":"10.1109\/IISWC47752.2019.9042047"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446763"},{"key":"e_1_3_2_1_62_1","volume-title":"Julian McAuley, Yves Raimond, and Hao Zhang.","author":"Wu Carole-Jean","year":"2020","unstructured":"Carole-Jean Wu , Robin Burke , Ed Chi, Joseph Konstan , Julian McAuley, Yves Raimond, and Hao Zhang. 2020 . Developing a Recommendation Benchmark for MLPerf Training and Inference . (2020). arXiv:arXiv:2003.07336 Carole-Jean Wu, Robin Burke, Ed Chi, Joseph Konstan, Julian McAuley, Yves Raimond, and Hao Zhang. 2020. Developing a Recommendation Benchmark for MLPerf Training and Inference. (2020). arXiv:arXiv:2003.07336"},{"key":"e_1_3_2_1_63_1","volume-title":"Ping Tak\u00a0Peter Tang, and Andrew Tulloch","author":"Yang Jie\u00a0Amy","year":"2020","unstructured":"Jie\u00a0Amy Yang , Jianyu Huang , Jongsoo Park , Ping Tak\u00a0Peter Tang, and Andrew Tulloch . 2020 . Mixed-Precision Embedding Using a Cache . (2020). arXiv:arXiv:2010.11305 Jie\u00a0Amy Yang, Jianyu Huang, Jongsoo Park, Ping Tak\u00a0Peter Tang, and Andrew Tulloch. 2020. Mixed-Precision Embedding Using a Cache. (2020). arXiv:arXiv:2010.11305"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480080","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480080"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":65,"alternative-id":["10.1145\/3466752.3480080","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480080","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}