{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:11:31Z","timestamp":1775326291073,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480092","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"667-678","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation"],"prefix":"10.1145","author":[{"given":"Nursultan","family":"Kabylkas","sequence":"first","affiliation":[{"name":"UCSC"}]},{"given":"Tommy","family":"Thorn","sequence":"additional","affiliation":[{"name":"Esperanto Technologies"}]},{"given":"Shreesha","family":"Srinath","sequence":"additional","affiliation":[{"name":"Intel"}]},{"given":"Polychronis","family":"Xekalakis","sequence":"additional","affiliation":[{"name":"Nvidia"}]},{"given":"Jose","family":"Renau","sequence":"additional","affiliation":[{"name":"UC Santa-Cruz, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. [information is disclosed per double-blind peer review guidelines].  [n.d.]. [information is disclosed per double-blind peer review guidelines]."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276276"},{"key":"e_1_3_2_1_3_1","volume-title":"The BlackParrot Processor: An Open-Source Industrial-Strength RV64G Multicore Processor. (Mar","year":"2019","unstructured":"Azad, Zahra; Delshadtehrani, Leila; Zhou, Boyou; Joshi, Ajay; Gilani, Farzam; Lim, Katie; Petrisko, Daniel; Jung, Tommy; Wyse, Mark; Guarino, Tavio; Veluri, Bandhav; Wang, Yongqin; Oskin, Mark; Taylor, Michael. 2019. The BlackParrot Processor: An Open-Source Industrial-Strength RV64G Multicore Processor. (Mar 2019 ). Azad, Zahra; Delshadtehrani, Leila; Zhou, Boyou; Joshi, Ajay; Gilani, Farzam; Lim, Katie; Petrisko, Daniel; Jung, Tommy; Wyse, Mark; Guarino, Tavio; Veluri, Bandhav; Wang, Yongqin; Oskin, Mark; Taylor, Michael. 2019. The BlackParrot Processor: An Open-Source Industrial-Strength RV64G Multicore Processor. (Mar 2019)."},{"key":"e_1_3_2_1_4_1","volume-title":"DAC Design Automation Conference","author":"Bachrach J.","year":"2012","unstructured":"J. Bachrach , H. Vo , B. Richards , Y. Lee , A. Waterman , R. Avi\u017eienis , J. Wawrzynek , and K. Asanov . 2012. Chisel: Constructing hardware in a Scala embedded language . In DAC Design Automation Conference 2012 . 1212\u20131221. J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avi\u017eienis, J. Wawrzynek, and K. Asanov. 2012. Chisel: Constructing hardware in a Scala embedded language. In DAC Design Automation Conference 2012. 1212\u20131221."},{"key":"e_1_3_2_1_5_1","unstructured":"Brian Bailey Harry Foster Chirag Gandhi Tom Anderson Craig Shirley Adam Sherer Rajesh Ramanujam Roger Sabbaugh Vigyan Singhal and Kevin McDermott. 2018. When Bugs Escape). https:\/\/semiengineering.com\/when-bugs-escape\/  Brian Bailey Harry Foster Chirag Gandhi Tom Anderson Craig Shirley Adam Sherer Rajesh Ramanujam Roger Sabbaugh Vigyan Singhal and Kevin McDermott. 2018. When Bugs Escape). https:\/\/semiengineering.com\/when-bugs-escape\/"},{"key":"e_1_3_2_1_7_1","unstructured":"Chipyard. [n.d.]. 8.2. Communicating with the DUT. https:\/\/chipyard.readthedocs.io\/en\/latest\/Advanced-Concepts\/Chip-Communication.html  Chipyard. [n.d.]. 8.2. Communicating with the DUT. https:\/\/chipyard.readthedocs.io\/en\/latest\/Advanced-Concepts\/Chip-Communication.html"},{"key":"e_1_3_2_1_8_1","volume-title":"A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs(FPGA \u201918)","author":"Cho Shenghsun","unstructured":"Shenghsun Cho , Mrunal Patel , Han Chen , Michael Ferdman , and Peter Milder . 2018. A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs(FPGA \u201918) . Association for Computing Machinery , New York, NY, USA , 87\u201396. https:\/\/doi.org\/10.1145\/3174243.3174269 10.1145\/3174243.3174269 Shenghsun Cho, Mrunal Patel, Han Chen, Michael Ferdman, and Peter Milder. 2018. A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs(FPGA \u201918). Association for Computing Machinery, New York, NY, USA, 87\u201396. https:\/\/doi.org\/10.1145\/3174243.3174269"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"e_1_3_2_1_10_1","volume-title":"Test Program Generator MicroTESK for RISC-V. In 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV). 6\u201311","author":"Chupilko M.","unstructured":"M. Chupilko , A. Kamkin , A. Kotsynyak , A. Protsenko , S. Smolov , and A. Tatarnikov . 2018 . Test Program Generator MicroTESK for RISC-V. In 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV). 6\u201311 . M. Chupilko, A. Kamkin, A. Kotsynyak, A. Protsenko, S. Smolov, and A. Tatarnikov. 2018. Test Program Generator MicroTESK for RISC-V. In 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV). 6\u201311."},{"key":"e_1_3_2_1_11_1","unstructured":"Western Digital. [n.d.]. Whisper Instruction Set Simulator. https:\/\/github.com\/westerndigitalcorporation\/swerv-ISS  Western Digital. [n.d.]. Whisper Instruction Set Simulator. https:\/\/github.com\/westerndigitalcorporation\/swerv-ISS"},{"key":"e_1_3_2_1_12_1","volume-title":"Chiffre: A Configurable Hardware Fault Injection Framework for RISC-V Systems. In 2nd Workshop on Computer Architecture Research with RISC-V (CARRV \u201918)","author":"Eldridge Schuyler","year":"2018","unstructured":"Schuyler Eldridge , Alper Buyuktosunoglu , and Pradip Bose . 2018 . Chiffre: A Configurable Hardware Fault Injection Framework for RISC-V Systems. In 2nd Workshop on Computer Architecture Research with RISC-V (CARRV \u201918) . Schuyler Eldridge, Alper Buyuktosunoglu, and Pradip Bose. 2018. Chiffre: A Configurable Hardware Fault Injection Framework for RISC-V Systems. In 2nd Workshop on Computer Architecture Research with RISC-V (CARRV \u201918)."},{"key":"e_1_3_2_1_13_1","unstructured":"[\n  13\n  ]  RISC-V Foundation.[n.d.]. https:\/\/github.com\/riscv\/riscv-compliance  [13] RISC-V Foundation.[n.d.]. https:\/\/github.com\/riscv\/riscv-compliance"},{"key":"e_1_3_2_1_14_1","unstructured":"[\n  14\n  ]  RISC-V Foundation.2013. https:\/\/github.com\/riscv\/riscv-tests  [14] RISC-V Foundation.2013. https:\/\/github.com\/riscv\/riscv-tests"},{"key":"e_1_3_2_1_15_1","unstructured":"Google. 2019. SV\/UVM based instruction generator for RISC-V processor verification. https:\/\/github.com\/google\/riscv-dv  Google. 2019. SV\/UVM based instruction generator for RISC-V processor verification. https:\/\/github.com\/google\/riscv-dv"},{"key":"e_1_3_2_1_16_1","unstructured":"Mentor Harry\u00a0Foster. 2019. Part 12: The 2018 Wilson Research Group Functional Verification Study (IC\/ASIC Verification Results Trends). https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2019\/01\/29\/part-12-the-2018-wilson-research-group-functional-verification-study\/  Mentor Harry\u00a0Foster. 2019. Part 12: The 2018 Wilson Research Group Functional Verification Study (IC\/ASIC Verification Results Trends). https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2019\/01\/29\/part-12-the-2018-wilson-research-group-functional-verification-study\/"},{"key":"e_1_3_2_1_17_1","unstructured":"Mentor Harry\u00a0Foster. 2019. Part 7: The 2018 Wilson Research Group Functional Verification Study (IC\/ASIC Design Trends). https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2019\/01\/29\/part-7-the-2018-wilson-research-group-functional-verification-study\/  Mentor Harry\u00a0Foster. 2019. Part 7: The 2018 Wilson Research Group Functional Verification Study (IC\/ASIC Design Trends). https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2019\/01\/29\/part-7-the-2018-wilson-research-group-functional-verification-study\/"},{"key":"e_1_3_2_1_18_1","unstructured":"Mentor Harry\u00a0Foster. 2019. Part 8: The 2018 Wilson Research Group Functional Verification Study (IC\/ASIC Resource Trends). https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2019\/01\/29\/part-8-the-2018-wilson-research-group-functional-verification-study\/  Mentor Harry\u00a0Foster. 2019. Part 8: The 2018 Wilson Research Group Functional Verification Study (IC\/ASIC Resource Trends). https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2019\/01\/29\/part-8-the-2018-wilson-research-group-functional-verification-study\/"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Vladimir Herdt Daniel Grosse Eyck Jentzsch and Rolf Drechsler. 2020. Efficient Cross-Level Testing for Processor Verification: A RISC-V Case-Study. In Forum on Specification and Design Languages (FDL).  Vladimir Herdt Daniel Grosse Eyck Jentzsch and Rolf Drechsler. 2020. Efficient Cross-Level Testing for Processor Verification: A RISC-V Case-Study. In Forum on Specification and Design Languages (FDL).","DOI":"10.1109\/FDL50818.2020.9232941"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224450"},{"key":"e_1_3_2_1_21_1","article-title":"Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification","volume":"24","author":"Huang Bo-Yuan","year":"2018","unstructured":"Bo-Yuan Huang , Hongce Zhang , Pramod Subramanyan , Yakir Vizel , Aarti Gupta , and Sharad Malik . 2018 . Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification . ACM Trans. Des. Autom. Electron. Syst. 24 , 1, Article 10 (dec 2018), 24\u00a0pages. https:\/\/doi.org\/10.1145\/3282444 10.1145\/3282444 Bo-Yuan Huang, Hongce Zhang, Pramod Subramanyan, Yakir Vizel, Aarti Gupta, and Sharad Malik. 2018. Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification. ACM Trans. Des. Autom. Electron. Syst. 24, 1, Article 10 (dec 2018), 24\u00a0pages. https:\/\/doi.org\/10.1145\/3282444","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_2_1_23_1","volume-title":"Coverage Analysis Techniques for HDL Design Validation. IEEE Asia Pacific Conference on Chip Design Languages (01","author":"Jou Jing-Yang","year":"1999","unstructured":"Jing-Yang Jou and Chien-Nan Liu . 1999 . Coverage Analysis Techniques for HDL Design Validation. IEEE Asia Pacific Conference on Chip Design Languages (01 1999). Jing-Yang Jou and Chien-Nan Liu. 1999. Coverage Analysis Techniques for HDL Design Validation. IEEE Asia Pacific Conference on Chip Design Languages (01 1999)."},{"key":"e_1_3_2_1_24_1","volume-title":"Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation","author":"Kaivola Roope","unstructured":"Roope Kaivola , Rajnish Ghughal , Naren Narasimhan , Amber Telfer , Jesse Whittemore , Sudhindra Pandav , Anna Slobodov , Christopher Taylor , Vladimir Frolov , Erik Reeber , and Armaghan Naik . 2009. Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation . In Computer Aided Verification, Ahmed Bouajjani and Oded Maler (Eds.). Springer Berlin Heidelberg , Berlin, Heidelberg , 414\u2013429. Roope Kaivola, Rajnish Ghughal, Naren Narasimhan, Amber Telfer, Jesse Whittemore, Sudhindra Pandav, Anna Slobodov, Christopher Taylor, Vladimir Frolov, Erik Reeber, and Armaghan Naik. 2009. Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation. In Computer Aided Verification, Ahmed Bouajjani and Oded Maler (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 414\u2013429."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545595"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_2_1_27_1","unstructured":"lowRISC. 2019. Ibex Core Verification. https:\/\/github.com\/lowRISC\/ibex\/blob\/master\/doc\/verification.rst  lowRISC. 2019. Ibex Core Verification. https:\/\/github.com\/lowRISC\/ibex\/blob\/master\/doc\/verification.rst"},{"key":"e_1_3_2_1_28_1","unstructured":"Imperas\u00a0Software Ltd.[n.d.]. Imperas announce first reference model with UVM encapsulation for RISC-V verification. https:\/\/www.imperas.com\/articles\/imperas-announce-first-reference-model-with-uvm-encapsulation-for-\/risc-v-verification  Imperas\u00a0Software Ltd.[n.d.]. Imperas announce first reference model with UVM encapsulation for RISC-V verification. https:\/\/www.imperas.com\/articles\/imperas-announce-first-reference-model-with-uvm-encapsulation-for-\/risc-v-verification"},{"key":"e_1_3_2_1_29_1","unstructured":"Imperas\u00a0Software Ltd.[n.d.]. OVP RISC-V Solutions. https:\/\/www.ovpworld.org\/info_riscv  Imperas\u00a0Software Ltd.[n.d.]. OVP RISC-V Solutions. https:\/\/www.ovpworld.org\/info_riscv"},{"key":"e_1_3_2_1_30_1","volume-title":"2015 ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE). 128\u2013137","author":"Naylor M.","unstructured":"M. Naylor and S. Moore . 2015. A generic synthesisable test bench . In 2015 ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE). 128\u2013137 . M. Naylor and S. Moore. 2015. A generic synthesisable test bench. In 2015 ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE). 128\u2013137."},{"key":"e_1_3_2_1_31_1","unstructured":"[\n  31\n  ]  OpenHWGroup.2020. https:\/\/github.com\/openhwgroup\/force-riscv  [31] OpenHWGroup.2020. https:\/\/github.com\/openhwgroup\/force-riscv"},{"key":"e_1_3_2_1_32_1","volume-title":"2016 IEEE 34th International Conference on Computer Design (ICCD). 233\u2013240","author":"Possignolo T.","unstructured":"R.\u00a0 T. Possignolo , E. Ebrahimi , H. Skinner , and J. Renau . 2016. Fluid Pipelines: Elastic circuitry meets Out-of-Order execution . In 2016 IEEE 34th International Conference on Computer Design (ICCD). 233\u2013240 . R.\u00a0T. Possignolo, E. Ebrahimi, H. Skinner, and J. Renau. 2016. Fluid Pipelines: Elastic circuitry meets Out-of-Order execution. In 2016 IEEE 34th International Conference on Computer Design (ICCD). 233\u2013240."},{"key":"e_1_3_2_1_33_1","unstructured":"[\n  33\n  ]  Anmol Sahoo.2019. https:\/\/pypi.org\/project\/aapg\/  [33] Anmol Sahoo.2019. https:\/\/pypi.org\/project\/aapg\/"},{"key":"e_1_3_2_1_34_1","volume-title":"Automatically Characterizing Large Scale Program Behavior. ACM SIGPLAN Notices 37 (09","author":"Sherwood Timothy","year":"2002","unstructured":"Timothy Sherwood , Erez Perelman , Greg Hamerly , and Brad Calder . 2002. Automatically Characterizing Large Scale Program Behavior. ACM SIGPLAN Notices 37 (09 2002 ). https:\/\/doi.org\/10.1145\/605397.605403 10.1145\/605397.605403 Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder. 2002. Automatically Characterizing Large Scale Program Behavior. ACM SIGPLAN Notices 37 (09 2002). https:\/\/doi.org\/10.1145\/605397.605403"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859657"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the First Workshop on Open-Source EDA Technology (WOSET18)","author":"Shunning\u00a0Jiang Christopher\u00a0Batten","year":"2018","unstructured":"Christopher\u00a0Batten Shunning\u00a0Jiang , Christopher\u00a0Torng. 2018 . An Open-Source Python-Based Hardware Generation, Simulation, and Verification Framework . In Proceedings of the First Workshop on Open-Source EDA Technology (WOSET18) . Christopher\u00a0Batten Shunning\u00a0Jiang, Christopher\u00a0Torng. 2018. An Open-Source Python-Based Hardware Generation, Simulation, and Verification Framework. In Proceedings of the First Workshop on Open-Source EDA Technology (WOSET18)."},{"key":"e_1_3_2_1_37_1","unstructured":"Wilson Snyder. [n.d.]. Verilator. https:\/\/www.veripool.org\/wiki\/verilator  Wilson Snyder. [n.d.]. Verilator. https:\/\/www.veripool.org\/wiki\/verilator"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"e_1_3_2_1_39_1","unstructured":"Esperanto Technologies. 2019. Dromajo - Esperanto Technology\u2019s RISC-V Reference Model. https:\/\/github.com\/chipsalliance\/dromajo  Esperanto Technologies. 2019. Dromajo - Esperanto Technology\u2019s RISC-V Reference Model. https:\/\/github.com\/chipsalliance\/dromajo"},{"key":"e_1_3_2_1_40_1","unstructured":"Timothy Trippel Kang\u00a0G. Shin Alex Chernyakhovsky Garret Kelly Dominic Rizzo and Matthew Hicks. 2021. Fuzzing Hardware Like Software. arxiv:2102.02308\u00a0[cs.AR]  Timothy Trippel Kang\u00a0G. Shin Alex Chernyakhovsky Garret Kelly Dominic Rizzo and Matthew Hicks. 2021. Fuzzing Hardware Like Software. arxiv:2102.02308\u00a0[cs.AR]"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings. 42nd Design Automation Conference","author":"Wagner I.","year":"2005","unstructured":"I. Wagner , V. Bertacco , and T. Austin . 2005. StressTest: an automatic approach to test generation via activity monitors . In Proceedings. 42nd Design Automation Conference , 2005 .783\u2013788. I. Wagner, V. Bertacco, and T. Austin. 2005. StressTest: an automatic approach to test generation via activity monitors. In Proceedings. 42nd Design Automation Conference, 2005.783\u2013788."},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the Second Workshop on(WOSET\u201919)","author":"Wang Sheng-Hong","year":"2019","unstructured":"Sheng-Hong Wang , Rafael\u00a0Trapani Possignolo , Qian Chen , Rohan Ganpati , and Jose Renau . 2019 . LGraph: A Unified Data Model and API for Productive Open-Source Hardware Design. In Open-Source EDA Technology , Proceedings of the Second Workshop on(WOSET\u201919) . Sheng-Hong Wang, Rafael\u00a0Trapani Possignolo, Qian Chen, Rohan Ganpati, and Jose Renau. 2019. LGraph: A Unified Data Model and API for Productive Open-Source Hardware Design. In Open-Source EDA Technology, Proceedings of the Second Workshop on(WOSET\u201919)."},{"key":"e_1_3_2_1_43_1","unstructured":"Claire Wolf. 2017. SymbiYosys (sby) - Front-end for Yosys-based formal verification flows. https:\/\/github.com\/YosysHQ\/SymbiYosys  Claire Wolf. 2017. SymbiYosys (sby) - Front-end for Yosys-based formal verification flows. https:\/\/github.com\/YosysHQ\/SymbiYosys"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.57906"},{"key":"e_1_3_2_1_45_1","volume-title":"Test Program Generation for Functional Verification of PowePC Processors in IBM. In Barcelona RISC-V Workshop.","author":"Xavier\u00a0Ruppen Alberto\u00a0Dassatti","year":"2018","unstructured":"Alberto\u00a0Dassatti Xavier\u00a0Ruppen , Roberto\u00a0Rigamonti. 2018 . Test Program Generation for Functional Verification of PowePC Processors in IBM. In Barcelona RISC-V Workshop. Alberto\u00a0Dassatti Xavier\u00a0Ruppen, Roberto\u00a0Rigamonti. 2018. Test Program Generation for Functional Verification of PowePC Processors in IBM. In Barcelona RISC-V Workshop."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"e_1_3_2_1_48_1","volume-title":"SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. (May","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao , Ben Korpan , Abraham Gonzalez , and Krste Asanovic . 2020. SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. (May 2020 ). Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. (May 2020)."}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480092","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480092"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":47,"alternative-id":["10.1145\/3466752.3480092","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480092","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}