{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:31Z","timestamp":1772724811863,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":73,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480093","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"565-577","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Network-on-Chip Microarchitecture-based Covert Channel in GPUs"],"prefix":"10.1145","author":[{"given":"Jaeguk","family":"Ahn","sequence":"first","affiliation":[{"name":"KAIST, Republic of Korea"}]},{"given":"Jiho","family":"Kim","sequence":"additional","affiliation":[{"name":"KAIST, Republic of Korea"}]},{"given":"Hans","family":"Kasan","sequence":"additional","affiliation":[{"name":"KAIST, Republic of Korea"}]},{"given":"Leila","family":"Delshadtehrani","sequence":"additional","affiliation":[{"name":"Boston University, USA"}]},{"given":"Wonjun","family":"Song","sequence":"additional","affiliation":[{"name":"Kangwon University, Republic of Korea"}]},{"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[{"name":"Boston University, USA"}]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[{"name":"KAIST, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362630"},{"key":"e_1_3_2_1_2_1","volume-title":"The Case for GPGPU Spatial Multitasking. In 2012 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 1\u201312","author":"Adriaens T.","year":"2012","unstructured":"Jacob\u00a0 T. Adriaens , Katherine Compton , Nam\u00a0Sung Kim , and Michael\u00a0 J. Schulte . 2012 . The Case for GPGPU Spatial Multitasking. In 2012 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 1\u201312 . Jacob\u00a0T. Adriaens, Katherine Compton, Nam\u00a0Sung Kim, and Michael\u00a0J. Schulte. 2012. The Case for GPGPU Spatial Multitasking. In 2012 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 1\u201312."},{"key":"e_1_3_2_1_3_1","unstructured":"Advanced Micro Devices Inc.2019. Introducing RDNA Architecture The all new Radeon gaming architecture powering \u201cNavi\u201d.  Advanced Micro Devices Inc.2019. Introducing RDNA Architecture The all new Radeon gaming architecture powering \u201cNavi\u201d."},{"key":"e_1_3_2_1_4_1","unstructured":"Advanced Micro Devices Inc.2020. \u201cAMD Instinct MI100\u201d Instruction Set Architecture Reference Guide.  Advanced Micro Devices Inc.2020. \u201cAMD Instinct MI100\u201d Instruction Set Architecture Reference Guide."},{"key":"e_1_3_2_1_5_1","volume-title":"Trident: A Hybrid Correlation-Collision GPU Cache Timing Attack for AES Key Recovery. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 332\u2013344","author":"Ahn Jaeguk","year":"2021","unstructured":"Jaeguk Ahn , Cheolgyu Jin , Jiho Kim , Minsoo Rhu , Yunsi Fei , David Kaeli , and John Kim . 2021 . Trident: A Hybrid Correlation-Collision GPU Cache Timing Attack for AES Key Recovery. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 332\u2013344 . Jaeguk Ahn, Cheolgyu Jin, Jiho Kim, Minsoo Rhu, Yunsi Fei, David Kaeli, and John Kim. 2021. Trident: A Hybrid Correlation-Collision GPU Cache Timing Attack for AES Key Recovery. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 332\u2013344."},{"key":"e_1_3_2_1_6_1","unstructured":"Amazon Web Services Inc.2021. Amazon Elastic Compute Cloud: User Guide for Linux Instances.  Amazon Web Services Inc.2021. Amazon Elastic Compute Cloud: User Guide for Linux Instances."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657093"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"key":"e_1_3_2_1_9_1","volume-title":"Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing. In 2018 12th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). 1\u20138.","author":"H.","unstructured":"Travis\u00a0 H. Boraten and Avinash\u00a0K. Kodi. 2018 . Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing. In 2018 12th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). 1\u20138. Travis\u00a0H. Boraten and Avinash\u00a0K. Kodi. 2018. Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing. In 2018 12th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). 1\u20138."},{"key":"e_1_3_2_1_10_1","volume-title":"CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware. In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 216\u2013228","author":"Chen Jie","year":"2014","unstructured":"Jie Chen and Guru Venkataramani . 2014 . CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware. In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 216\u2013228 . Jie Chen and Guru Venkataramani. 2014. CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware. In 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 216\u2013228."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2693371"},{"key":"e_1_3_2_1_12_1","volume-title":"VOLTA: Programmability and Performance. https:\/\/www.old.hotchips.org\/wp-content\/uploads\/hc_archives\/hc29\/HC29.21-Monday-Pub\/HC29.21.10-GPU-Gaming-Pub\/HC29.21.132-Volta-Choquette-NVIDIA-Final3.pdf.","author":"Choquette Jack","year":"2017","unstructured":"Jack Choquette . 2017 . VOLTA: Programmability and Performance. https:\/\/www.old.hotchips.org\/wp-content\/uploads\/hc_archives\/hc29\/HC29.21-Monday-Pub\/HC29.21.10-GPU-Gaming-Pub\/HC29.21.132-Volta-Choquette-NVIDIA-Final3.pdf. Jack Choquette. 2017. VOLTA: Programmability and Performance. https:\/\/www.old.hotchips.org\/wp-content\/uploads\/hc_archives\/hc29\/HC29.21-Monday-Pub\/HC29.21.10-GPU-Gaming-Pub\/HC29.21.132-Volta-Choquette-NVIDIA-Final3.pdf."},{"key":"#cr-split#-e_1_3_2_1_13_1.1","unstructured":"Angelo Corana. 2015. Architectural Evolution of NVIDIA GPUs for High-Performance Computing. https:\/\/doi.org\/10.13140\/RG.2.1.1496.1042 10.13140\/RG.2.1.1496.1042"},{"key":"#cr-split#-e_1_3_2_1_13_1.2","unstructured":"Angelo Corana. 2015. Architectural Evolution of NVIDIA GPUs for High-Performance Computing. https:\/\/doi.org\/10.13140\/RG.2.1.1496.1042"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 38th Annual Design Automation Conference (DAC). 684\u2013689","author":"J.","unstructured":"William\u00a0 J. Dally and Brian Towles. 2001. Route Packets, Not Wires: On-Chip Inteconnection Networks . In Proceedings of the 38th Annual Design Automation Conference (DAC). 684\u2013689 . William\u00a0J. Dally and Brian Towles. 2001. Route Packets, Not Wires: On-Chip Inteconnection Networks. In Proceedings of the 38th Annual Design Automation Conference (DAC). 684\u2013689."},{"key":"e_1_3_2_1_15_1","volume-title":"Dally and Brian Towles","author":"J.","year":"2004","unstructured":"William\u00a0 J. Dally and Brian Towles . 2004 . Principles and Practices of Interconnection Networks. Elsevier . William\u00a0J. Dally and Brian Towles. 2004. Principles and Practices of Interconnection Networks. Elsevier."},{"key":"e_1_3_2_1_16_1","volume-title":"Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 972\u2013984","author":"Dutta Sankha\u00a0Baran","year":"2021","unstructured":"Sankha\u00a0Baran Dutta , Hoda Naghibijouybari , Nael Abu-Ghazaleh , Andres M\u00e1rquez , and Kevin Barker . 2021 . Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 972\u2013984 . Sankha\u00a0Baran Dutta, Hoda Naghibijouybari, Nael Abu-Ghazaleh, Andres M\u00e1rquez, and Kevin Barker. 2021. Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 972\u2013984."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768571"},{"key":"e_1_3_2_1_18_1","unstructured":"Radeon\u00a0Technologies group. 2017. AMD\u2019s Redeon Next Generation GPU Architecture. https:\/\/www.old.hotchips.org\/wp-content\/uploads\/hc_archives\/hc29\/HC29.21-Monday-Pub\/HC29.21.10-GPU-Gaming-Pub\/HC29.21.120-Radeon-Vega10-Mantor-AMD-f1.pdf.  Radeon\u00a0Technologies group. 2017. AMD\u2019s Redeon Next Generation GPU Architecture. https:\/\/www.old.hotchips.org\/wp-content\/uploads\/hc_archives\/hc29\/HC29.21-Monday-Pub\/HC29.21.10-GPU-Gaming-Pub\/HC29.21.120-Radeon-Vega10-Mantor-AMD-f1.pdf."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317750"},{"key":"e_1_3_2_1_21_1","volume-title":"Understanding Contention-Based Channels and Using Them for Defense. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 639\u2013650","author":"Hunger Casen","year":"2015","unstructured":"Casen Hunger , Mikhail Kazdagli , Ankit Rawat , Alex Dimakis , Sriram Vishwanath , and Mohit Tiwari . 2015 . Understanding Contention-Based Channels and Using Them for Defense. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 639\u2013650 . Casen Hunger, Mikhail Kazdagli, Ankit Rawat, Alex Dimakis, Sriram Vishwanath, and Mohit Tiwari. 2015. Understanding Contention-Based Channels and Using Them for Defense. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). 639\u2013650."},{"key":"e_1_3_2_1_22_1","unstructured":"Natalie\u00a0Enright Jerger and Li-Shiuan Peh. 2009. On-Chip Networks Synthesis Lectures on Computer Architecture. Morgan & cLaypool publishers(2009).  Natalie\u00a0Enright Jerger and Li-Shiuan Peh. 2009. On-Chip Networks Synthesis Lectures on Computer Architecture. Morgan & cLaypool publishers(2009)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446081"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3361870"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00023"},{"key":"e_1_3_2_1_26_1","volume-title":"BCoal: Bucketing-Based Memory Coalescing for Efficient and Secure GPUs. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 570\u2013581","author":"Kadam Gurunath","year":"2020","unstructured":"Gurunath Kadam , Danfeng Zhang , and Adwait Jog . 2020 . BCoal: Bucketing-Based Memory Coalescing for Efficient and Secure GPUs. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 570\u2013581 . Gurunath Kadam, Danfeng Zhang, and Adwait Jog. 2020. BCoal: Bucketing-Based Memory Coalescing for Efficient and Secure GPUs. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 570\u2013581."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300259"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_1_29_1","volume-title":"Locality-Centric Data and Threadblock Management for Massive GPUs. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1022\u20131036","author":"Khairy Mahmoud","year":"2020","unstructured":"Mahmoud Khairy , Vadim Nikiforov , David Nellans , and Timothy\u00a0 G. Rogers . 2020 . Locality-Centric Data and Threadblock Management for Massive GPUs. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1022\u20131036 . Mahmoud Khairy, Vadim Nikiforov, David Nellans, and Timothy\u00a0G. Rogers. 2020. Locality-Centric Data and Threadblock Management for Massive GPUs. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1022\u20131036."},{"key":"e_1_3_2_1_30_1","volume-title":"Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 473\u2013486","author":"Khairy Mahmoud","year":"2020","unstructured":"Mahmoud Khairy , Zhesheng Shen , Tor\u00a0 M. Aamodt , and Timothy\u00a0 G. Rogers . 2020 . Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 473\u2013486 . Mahmoud Khairy, Zhesheng Shen, Tor\u00a0M. Aamodt, and Timothy\u00a0G. Rogers. 2020. Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 473\u2013486."},{"key":"e_1_3_2_1_31_1","volume-title":"Exploring Concentration and Channel Slicing in On-chip Network Router. In 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip (NOCS). 276\u2013285","author":"Kumar Prabhat","year":"2009","unstructured":"Prabhat Kumar , Yan Pan , John Kim , Gokhan Memik , and Alok Choudhary . 2009 . Exploring Concentration and Channel Slicing in On-chip Network Router. In 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip (NOCS). 276\u2013285 . Prabhat Kumar, Yan Pan, John Kim, Gokhan Memik, and Alok Choudhary. 2009. Exploring Concentration and Channel Slicing in On-chip Network Router. In 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip (NOCS). 276\u2013285."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/362375.362389"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446079"},{"key":"e_1_3_2_1_34_1","volume-title":"Improving GPGPU Resource Utilization Through Alternative Thread Block Scheduling. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 260\u2013271","author":"Lee Minseok","year":"2014","unstructured":"Minseok Lee , Seokwoo Song , Joosik Moon , John Kim , Woong Seo , Yeongon Cho , and Soojung Ryu . 2014 . Improving GPGPU Resource Utilization Through Alternative Thread Block Scheduling. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 260\u2013271 . Minseok Lee, Seokwoo Song, Joosik Moon, John Kim, Woong Seo, Yeongon Cho, and Soojung Ryu. 2014. Improving GPGPU Resource Utilization Through Alternative Thread Block Scheduling. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 260\u2013271."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_36_1","volume-title":"Improving Hard Disk Contention-Based Covert Channel in Cloud Computing. In 2014 IEEE Security and Privacy Workshops. 100\u2013107","author":"Lipinski Bartosz","year":"2014","unstructured":"Bartosz Lipinski , Wojciech Mazurczyk , and Krzysztof Szczypiorski . 2014 . Improving Hard Disk Contention-Based Covert Channel in Cloud Computing. In 2014 IEEE Security and Privacy Workshops. 100\u2013107 . Bartosz Lipinski, Wojciech Mazurczyk, and Krzysztof Szczypiorski. 2014. Improving Hard Disk Contention-Based Covert Channel in Cloud Computing. In 2014 IEEE Security and Privacy Workshops. 100\u2013107."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357115"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237011"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/SPW.2013.30"},{"key":"e_1_3_2_1_42_1","volume-title":"Constructing and Characterizing Covert Channels on GPGPUs. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 354\u2013366","author":"Naghibijouybari Hoda","year":"2017","unstructured":"Hoda Naghibijouybari , Khaled\u00a0 N. Khasawneh , and Nael Abu-Ghazaleh . 2017 . Constructing and Characterizing Covert Channels on GPGPUs. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 354\u2013366 . Hoda Naghibijouybari, Khaled\u00a0N. Khasawneh, and Nael Abu-Ghazaleh. 2017. Constructing and Characterizing Covert Channels on GPGPUs. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 354\u2013366."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243831"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_45_1","unstructured":"NVIDIA Corporation. 2016. Nvidia Tesla P100 The Most Advanced Datacenter Accelerator Ever Built Featuring pascal GP100 the World\u2019s Fastest GPU.  NVIDIA Corporation. 2016. Nvidia Tesla P100 The Most Advanced Datacenter Accelerator Ever Built Featuring pascal GP100 the World\u2019s Fastest GPU."},{"key":"e_1_3_2_1_46_1","volume-title":"Nvidia Tesla V100 GPU Architecture","author":"NVIDIA Corporation","unstructured":"NVIDIA Corporation . 2017. Nvidia Tesla V100 GPU Architecture , The World\u2019s Most Advanced Data Center GPU. NVIDIA Corporation. 2017. Nvidia Tesla V100 GPU Architecture, The World\u2019s Most Advanced Data Center GPU."},{"key":"e_1_3_2_1_47_1","unstructured":"NVIDIA Corporation. 2018. CUDA C Programming Guide.  NVIDIA Corporation. 2018. CUDA C Programming Guide."},{"key":"e_1_3_2_1_48_1","unstructured":"NVIDIA Corporation. 2018. Nvidia Turing GPU Architecture Graphics Reinvented.  NVIDIA Corporation. 2018. Nvidia Turing GPU Architecture Graphics Reinvented."},{"key":"e_1_3_2_1_49_1","unstructured":"NVIDIA Corporation. 2020. Multi-Process Service.  NVIDIA Corporation. 2020. Multi-Process Service."},{"key":"e_1_3_2_1_50_1","unstructured":"NVIDIA Corporation. 2020. NVIDIA Multi-Instance GPU User Guide.  NVIDIA Corporation. 2020. NVIDIA Multi-Instance GPU User Guide."},{"key":"e_1_3_2_1_51_1","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Paccagnella Riccardo","year":"2021","unstructured":"Riccardo Paccagnella , Licheng Luo , and Christopher\u00a0 W. Fletcher . 2021 . Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical . In 30th USENIX Security Symposium (USENIX Security 21) . USENIX Association, 645\u2013662. Riccardo Paccagnella, Licheng Luo, and Christopher\u00a0W. Fletcher. 2021. Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical. In 30th USENIX Security Symposium (USENIX Security 21). USENIX Association, 645\u2013662."},{"key":"e_1_3_2_1_52_1","unstructured":"Colin Percival. 2005. Cache Missing for Fun and Profit.  Colin Percival. 2005. Cache Missing for Fun and Profit."},{"key":"e_1_3_2_1_53_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16)","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . 2016 . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16) . 565\u2013581. Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium (USENIX Security 16). 565\u2013581."},{"key":"e_1_3_2_1_54_1","volume-title":"Trusted Computer System Evaluation Criteria","author":"Qiu Lili","unstructured":"Lili Qiu , Yin Zhang , Feng Wang , Mi Kyung , and Han\u00a0Ratul Mahajan . 1985. Trusted Computer System Evaluation Criteria . In National Computer Security Center . Citeseer. Lili Qiu, Yin Zhang, Feng Wang, Mi Kyung, and Han\u00a0Ratul Mahajan. 1985. Trusted Computer System Evaluation Criteria. In National Computer Security Center. Citeseer."},{"key":"e_1_3_2_1_55_1","volume-title":"GPU Technology Conference.","author":"Rennich Steve","year":"2011","unstructured":"Steve Rennich . 2011 . CUDA C\/C++ Streams and Concurrency . In GPU Technology Conference. Steve Rennich. 2011. CUDA C\/C++ Streams and Concurrency. In GPU Technology Conference."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_57_1","volume-title":"Cache-Conscious Wavefront Scheduling. In 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 72\u201383","author":"Rogers G.","year":"2012","unstructured":"Timothy\u00a0 G. Rogers , Mike O\u2019Connor , and Tor\u00a0 M. Aamodt . 2012 . Cache-Conscious Wavefront Scheduling. In 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 72\u201383 . Timothy\u00a0G. Rogers, Mike O\u2019Connor, and Tor\u00a0M. Aamodt. 2012. Cache-Conscious Wavefront Scheduling. In 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 72\u201383."},{"key":"e_1_3_2_1_58_1","volume-title":"Divergence-Aware Warp Scheduling. In 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 99\u2013110","author":"Rogers G.","year":"2013","unstructured":"Timothy\u00a0 G. Rogers , Mike O\u2019Connor , and Tor\u00a0 M. Aamodt . 2013 . Divergence-Aware Warp Scheduling. In 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 99\u2013110 . Timothy\u00a0G. Rogers, Mike O\u2019Connor, and Tor\u00a0M. Aamodt. 2013. Divergence-Aware Warp Scheduling. In 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 99\u2013110."},{"key":"e_1_3_2_1_59_1","volume-title":"Leaky Controller: Cross-VM Memory Controller Covert Channel on Multi-Core Systems. In IFIP International Conference on ICT Systems Security and Privacy Protection. 3\u201316","author":"Semal Benjamin","year":"2020","unstructured":"Benjamin Semal , Konstantinos Markantonakis , Raja\u00a0Naeem Akram , and Jan Kalbantner . 2020 . Leaky Controller: Cross-VM Memory Controller Covert Channel on Multi-Core Systems. In IFIP International Conference on ICT Systems Security and Privacy Protection. 3\u201316 . Benjamin Semal, Konstantinos Markantonakis, Raja\u00a0Naeem Akram, and Jan Kalbantner. 2020. Leaky Controller: Cross-VM Memory Controller Covert Channel on Multi-Core Systems. In IFIP International Conference on ICT Systems Security and Privacy Protection. 3\u201316."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056031"},{"key":"e_1_3_2_1_61_1","unstructured":"William Stallings. 2006. Cryptography and Network Security 4\/E. Pearson Education India.  William Stallings. 2006. Cryptography and Network Security 4\/E. Pearson Education India."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"crossref","unstructured":"Dean Sullivan Orlando Arias Travis Meade and Yier Jin. 2018. Microarchitectural Minefields: 4K-Aliasing Covert Channel and Multi-Tenant Detection in Iaas Clouds.. In NDSS.  Dean Sullivan Orlando Arias Travis Meade and Yier Jin. 2018. Microarchitectural Minefields: 4K-Aliasing Covert Channel and Multi-Tenant Detection in Iaas Clouds.. In NDSS.","DOI":"10.14722\/ndss.2018.23221"},{"key":"e_1_3_2_1_63_1","volume-title":"Efficient Timing Channel Protection for On-Chip Networks. In 2012 6th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). 142\u2013151","author":"Wang Yao","year":"2012","unstructured":"Yao Wang and G.\u00a0 Edward Suh . 2012 . Efficient Timing Channel Protection for On-Chip Networks. In 2012 6th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). 142\u2013151 . Yao Wang and G.\u00a0Edward Suh. 2012. Efficient Timing Channel Protection for On-Chip Networks. In 2012 6th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). 142\u2013151."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446078"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485972"},{"key":"e_1_3_2_1_68_1","volume-title":"Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud. In 21st USENIX Security Symposium (USENIX Security 12)","author":"Wu Zhenyu","year":"2012","unstructured":"Zhenyu Wu , Zhang Xu , and Haining Wang . 2012 . Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud. In 21st USENIX Security Symposium (USENIX Security 12) . USENIX Association, Bellevue, WA, 159\u2013173. Zhenyu Wu, Zhang Xu, and Haining Wang. 2012. Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud. In 21st USENIX Security Symposium (USENIX Security 12). USENIX Association, Bellevue, WA, 159\u2013173."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.29"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330389"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046670"},{"key":"e_1_3_2_1_72_1","volume-title":"ReplayConfusion: Detecting Cache-Based Covert Channel Attacks Using Record and Replay. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201314","author":"Yan Mengjia","year":"2016","unstructured":"Mengjia Yan , Yasser Shalabi , and Josep Torrellas . 2016 . ReplayConfusion: Detecting Cache-Based Covert Channel Attacks Using Record and Replay. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201314 . Mengjia Yan, Yasser Shalabi, and Josep Torrellas. 2016. ReplayConfusion: Detecting Cache-Based Covert Channel Attacks Using Record and Replay. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201314."}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480093","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480093"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":73,"alternative-id":["10.1145\/3466752.3480093","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480093","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}