{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:22:44Z","timestamp":1775578964498,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000005","name":"DOD U.S. Department of Defense","doi-asserted-by":"publisher","award":["DE-AC05-00OR22725"],"award-info":[{"award-number":["DE-AC05-00OR22725"]}],"id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2124010,1717425"],"award-info":[{"award-number":["2124010,1717425"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480101","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"1282-1295","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["PCCS: Processor-Centric Contention-aware Slowdown Model for Heterogeneous System-on-Chips"],"prefix":"10.1145","author":[{"given":"Yuanchao","family":"Xu","sequence":"first","affiliation":[{"name":"North Carolina State University, United States of America"}]},{"given":"Mehmet Esat","family":"Belviranli","sequence":"additional","affiliation":[{"name":"Colorado School of Mines"}]},{"given":"Xipeng","family":"Shen","sequence":"additional","affiliation":[{"name":"North Carolina State University & Facebook, United States of America"}]},{"given":"Jeffrey","family":"Vetter","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Accessed","year":"2020","unstructured":"[n. d.]. CS Roofline Toolkit. https:\/\/bitbucket.org\/berkeleylab\/cs-roofline-toolkit\/src\/master\/ . Accessed July , 2020 . [n. d.]. CS Roofline Toolkit. https:\/\/bitbucket.org\/berkeleylab\/cs-roofline-toolkit\/src\/master\/. Accessed July, 2020."},{"key":"e_1_3_2_1_2_1","volume-title":"d.]. DDR5 vs DDR4 All the Design Challenges and Advantages. https:\/\/www.rambus.com\/blogs\/get-ready-for-ddr5-dimm-chipsets. Accessed","year":"2021","unstructured":"[n. d.]. DDR5 vs DDR4 All the Design Challenges and Advantages. https:\/\/www.rambus.com\/blogs\/get-ready-for-ddr5-dimm-chipsets. Accessed Feb , 2021 . [n. d.]. DDR5 vs DDR4 All the Design Challenges and Advantages. https:\/\/www.rambus.com\/blogs\/get-ready-for-ddr5-dimm-chipsets. Accessed Feb, 2021."},{"key":"e_1_3_2_1_3_1","volume-title":"Accessed","year":"2020","unstructured":"[n. d.]. NVIDIA TENSOR CORES. https:\/\/devblogs.nvidia.com\/nvidia-jetson-agx-xavier-32-teraops-ai-robotics\/ . Accessed Nov , 2020 . [n. d.]. NVIDIA TENSOR CORES. https:\/\/devblogs.nvidia.com\/nvidia-jetson-agx-xavier-32-teraops-ai-robotics\/. Accessed Nov, 2020."},{"key":"e_1_3_2_1_4_1","volume-title":"Accessed","year":"2020","unstructured":"[n. d.]. Qualcomm Snapdragon 855 Mobile Platform. https:\/\/www.qualcomm.com\/products\/snapdragon-855-mobile-platform\/ . Accessed Nov , 2020 . [n. d.]. Qualcomm Snapdragon 855 Mobile Platform. https:\/\/www.qualcomm.com\/products\/snapdragon-855-mobile-platform\/. Accessed Nov, 2020."},{"key":"e_1_3_2_1_5_1","volume-title":"Accessed","year":"2020","unstructured":"[n. d.]. Qualcomm Snapdragon Processors. https:\/\/www.qualcomm.com\/snapdragon\/processors\/comparison . Accessed Nov , 2020 . [n. d.]. Qualcomm Snapdragon Processors. https:\/\/www.qualcomm.com\/snapdragon\/processors\/comparison. Accessed Nov, 2020."},{"key":"e_1_3_2_1_6_1","volume-title":"Accessed","year":"2019","unstructured":"[n. d.]. Snapdragon 855 Mobile Platform. https:\/\/www.qualcomm.com\/products\/snapdragon-855-mobile-platform . Accessed Sep , 2019 . [n. d.]. Snapdragon 855 Mobile Platform. https:\/\/www.qualcomm.com\/products\/snapdragon-855-mobile-platform. Accessed Sep, 2019."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237036"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854052"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 2013 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE Computer Society, 1\u201310","author":"Black-Schaffer David","year":"2013","unstructured":"David Black-Schaffer , Nikos Nikoleris , Erik Hagersten , and David Eklov . 2013 . Bandwidth bandit: Quantitative characterization of memory contention . In Proceedings of the 2013 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE Computer Society, 1\u201310 . David Black-Schaffer, Nikos Nikoleris, Erik Hagersten, and David Eklov. 2013. Bandwidth bandit: Quantitative characterization of memory contention. In Proceedings of the 2013 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE Computer Society, 1\u201310."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_12_1","unstructured":"Younghyun Cho Florian Negele Seohong Park Bernhard Egger and Thomas\u00a0R Gross. 2018. On-the-fly workload partitioning for integrated CPU\/GPU architectures.. In PACT. 21\u20131.  Younghyun Cho Florian Negele Seohong Park Bernhard Egger and Thomas\u00a0R Gross. 2018. On-the-fly workload partitioning for integrated CPU\/GPU architectures.. In PACT. 21\u20131."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"J. Deng W. Dong R. Socher L.-J. Li K. Li and L. Fei-Fei. 2009. ImageNet: A Large-Scale Hierarchical Image Database. In CVPR09.  J. Deng W. Dong R. Socher L.-J. Li K. Li and L. Fei-Fei. 2009. ImageNet: A Large-Scale Hierarchical Image Database. In CVPR09.","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400688"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736058"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2166879.2166881"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815968"},{"key":"e_1_3_2_1_19_1","volume-title":"Gables: A Roofline Model for Mobile SoCs. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 317\u2013330","author":"Hill Mark","year":"2019","unstructured":"Mark Hill and Vijay\u00a0Janapa Reddi . 2019 . Gables: A Roofline Model for Mobile SoCs. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 317\u2013330 . Mark Hill and Vijay\u00a0Janapa Reddi. 2019. Gables: A Roofline Model for Mobile SoCs. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 317\u2013330."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2016.14"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00034"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228513"},{"key":"e_1_3_2_1_24_1","volume-title":"HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. IEEE, 1\u201312","author":"Kim Yoongu","year":"2010","unstructured":"Yoongu Kim , Dongsu Han , Onur Mutlu , and Mor Harchol-Balter . 2010 . ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers . In HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. IEEE, 1\u201312 . Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. 2010. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. IEEE, 1\u201312."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_26_1","volume-title":"Ramulator: A fast and extensible DRAM simulator","author":"Kim Yoongu","year":"2015","unstructured":"Yoongu Kim , Weikun Yang , and Onur Mutlu . 2015 . Ramulator: A fast and extensible DRAM simulator . IEEE Computer architecture letters 15, 1 (2015), 45\u201349. Yoongu Kim, Weikun Yang, and Onur Mutlu. 2015. Ramulator: A fast and extensible DRAM simulator. IEEE Computer architecture letters 15, 1 (2015), 45\u201349."},{"key":"e_1_3_2_1_27_1","volume-title":"Heracles: Improving resource efficiency at scale. In ACM SIGARCH Computer Architecture News, Vol.\u00a043. ACM, 450\u2013462.","author":"Lo David","year":"2015","unstructured":"David Lo , Liqun Cheng , Rama Govindaraju , Parthasarathy Ranganathan , and Christos Kozyrakis . 2015 . Heracles: Improving resource efficiency at scale. In ACM SIGARCH Computer Architecture News, Vol.\u00a043. ACM, 450\u2013462. David Lo, Liqun Cheng, Rama Govindaraju, Parthasarathy Ranganathan, and Christos Kozyrakis. 2015. Heracles: Improving resource efficiency at scale. In ACM SIGARCH Computer Architecture News, Vol.\u00a043. ACM, 450\u2013462."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772991"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICAC.2017.29"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_34_1","unstructured":"Thomas Moscibroda\u00a0Onur Mutlu. 2007. Memory performance attacks: Denial of memory service in multi-core systems. In USENIX security.  Thomas Moscibroda\u00a0Onur Mutlu. 2007. Memory performance attacks: Denial of memory service in multi-core systems. In USENIX security."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 165\u2013176","author":"Shen X.","unstructured":"X. Shen , Y. Zhong , and C. Ding . 2004. Locality Phase Prediction . In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 165\u2013176 . X. Shen, Y. Zhong, and C. Ding. 2004. Locality Phase Prediction. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 165\u2013176."},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of International Symposium on Computer Architecture","author":"Sherwood T.","unstructured":"T. Sherwood , S. Sair , and B. Calder . 2003. Phase Tracking and Prediction . In Proceedings of International Symposium on Computer Architecture . San Diego, CA, 336\u2013349. T. Sherwood, S. Sair, and B. Calder. 2003. Phase Tracking and Prediction. In Proceedings of International Symposium on Computer Architecture. San Diego, CA, 336\u2013349."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"e_1_3_2_1_39_1","volume-title":"d.]. Apple A13 Bionic. https:\/\/en.wikichip.org\/wiki\/apple\/ax\/a13. Accessed","year":"2020","unstructured":"Wikichip. [n. d.]. Apple A13 Bionic. https:\/\/en.wikichip.org\/wiki\/apple\/ax\/a13. Accessed Jan. 2020 . Wikichip. [n. d.]. Apple A13 Bionic. https:\/\/en.wikichip.org\/wiki\/apple\/ax\/a13. Accessed Jan. 2020."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_41_1","volume-title":"the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects.","author":"Xie Yuejian","year":"2008","unstructured":"Yuejian Xie and Gabriel Loh . 2008 . Dynamic classification of program memory behaviors in CMPs . In the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects. Yuejian Xie and Gabriel Loh. 2008. Dynamic classification of program memory behaviors in CMPs. In the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00086"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2851207"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00074"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378457"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872394"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.124"},{"key":"e_1_3_2_1_48_1","volume-title":"Multiamdahl: How should i divide my heterogenous chip?IEEE Computer Architecture Letters 11, 2","author":"Zidenberg Tsahee","year":"2012","unstructured":"Tsahee Zidenberg , Isaac Keslassy , and Uri Weiser . 2012 . Multiamdahl: How should i divide my heterogenous chip?IEEE Computer Architecture Letters 11, 2 (2012), 65\u201368. Tsahee Zidenberg, Isaac Keslassy, and Uri Weiser. 2012. Multiamdahl: How should i divide my heterogenous chip?IEEE Computer Architecture Letters 11, 2 (2012), 65\u201368."}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480101","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480101","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480101","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480101"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":46,"alternative-id":["10.1145\/3466752.3480101","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480101","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}