{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:40:06Z","timestamp":1750192806576,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480104","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"366-379","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Fat Loads: Exploiting Locality Amongst Contemporaneous Load Operations to Optimize Cache Accesses"],"prefix":"10.1145","author":[{"given":"Vanshika","family":"Baoni","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, United States of America"}]},{"given":"Adarsh","family":"Mittal","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, United States of America"}]},{"given":"Gurindar S.","family":"Sohi","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00029"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2017.14"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322269"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232990"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224447"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339705"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313856"},{"key":"e_1_3_2_1_8_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news 39, 2","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven\u00a0 K Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek\u00a0 R Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark\u00a0 D Hill , and David\u00a0 A. Wood . 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 ( 2011 ), 1\u20137. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven\u00a0K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek\u00a0R Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark\u00a0D Hill, and David\u00a0A. Wood. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1\u20137."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"e_1_3_2_1_10_1","volume-title":"International Workshop on Power and Timing Modeling, Optimization and Simulation. Springer, 116\u2013125","author":"Carazo Pablo","year":"2010","unstructured":"Pablo Carazo , Rub\u00e9n Apolloni , Fernando Castro , Daniel Chaver , Luis Pinuel , and Francisco Tirado . 2010 . L1 data cache power reduction using a forwarding predictor . In International Workshop on Power and Timing Modeling, Optimization and Simulation. Springer, 116\u2013125 . Pablo Carazo, Rub\u00e9n Apolloni, Fernando Castro, Daniel Chaver, Luis Pinuel, and Francisco Tirado. 2010. L1 data cache power reduction using a forwarding predictor. In International Workshop on Power and Timing Modeling, Optimization and Simulation. Springer, 116\u2013125."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859647"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327183"},{"key":"e_1_3_2_1_14_1","volume-title":"The Intel Pentium M processor: microarchitecture and performance. Intel technology journal 7, 2","author":"Gochman Simcha","year":"2003","unstructured":"Simcha Gochman . 2003. The Intel Pentium M processor: microarchitecture and performance. Intel technology journal 7, 2 ( 2003 ). Simcha Gochman. 2003. The Intel Pentium M processor: microarchitecture and performance. Intel technology journal 7, 2 (2003)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165608"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266823"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320106"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Naveen Muralimanohar Rajeev Balasubramonian and Norman\u00a0P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories 27(2009) 28.  Naveen Muralimanohar Rajeev Balasubramonian and Norman\u00a0P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories 27(2009) 28.","DOI":"10.1109\/MM.2008.2"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751891"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871569"},{"key":"e_1_3_2_1_27_1","volume-title":"23rd Annual International Symposium on Computer Architecture (ISCA\u201996)","author":"Olukotun K","year":"1996","unstructured":"K Olukotun , M Rosenblum , and KM Wilson . 1996 . Increasing cache port efficiency for dynamic superscalar microprocessors . In 23rd Annual International Symposium on Computer Architecture (ISCA\u201996) . IEEE, 147\u2013147. K Olukotun, M Rosenblum, and KM Wilson. 1996. Increasing cache port efficiency for dynamic superscalar microprocessors. In 23rd Annual International Symposium on Computer Architecture (ISCA\u201996). IEEE, 147\u2013147."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749470"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564007"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266805"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00028"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Mahadev Satyanarayanan and Dileep Bhandarkar. 1981. Design trade-offs in VAX-11 translation buffer organization. Computer12(1981) 103\u2013111.  Mahadev Satyanarayanan and Dileep Bhandarkar. 1981. Design trade-offs in VAX-11 translation buffer organization. Computer12(1981) 103\u2013111.","DOI":"10.1109\/C-M.1981.220301"},{"key":"e_1_3_2_1_33_1","volume-title":"5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5).","author":"Seznec Andr\u00e9","year":"2016","unstructured":"Andr\u00e9 Seznec . 2016 . Tage-sc-l branch predictors again . In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). Andr\u00e9 Seznec. 2016. Tage-sc-l branch predictors again. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569650"},{"volume-title":"Keynote at the Annual IEEE\/ACM 44th Annual International Symposium on Microarchitecture.","author":"Sodani Avinash","key":"e_1_3_2_1_35_1","unstructured":"Avinash Sodani . 2011. Race to exascale: Opportunities and challenges . In Keynote at the Annual IEEE\/ACM 44th Annual International Symposium on Microarchitecture. Avinash Sodani. 2011. Race to exascale: Opportunities and challenges. In Keynote at the Annual IEEE\/ACM 44th Annual International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028905"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266821"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018734923512"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629320"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061270"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Virtual Event Greece","acronym":"MICRO '21"},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":39,"alternative-id":["10.1145\/3466752.3480104","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480104","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}