{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T13:53:25Z","timestamp":1780494805708,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480105","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"1169-1181","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Increasing GPU Translation Reach by Leveraging Under-Utilized On-Chip Resources"],"prefix":"10.1145","author":[{"given":"Jagadish B.","family":"Kotra","sequence":"first","affiliation":[{"name":"AMD Research, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"LeBeane","sequence":"additional","affiliation":[{"name":"AMD Research, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[{"name":"AMD Research, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"PIUMA: Programmable Integrated Unified Memory Architecture. CoRR abs\/2010.06277(2020). arxiv:2010.06277https:\/\/arxiv.org\/abs\/2010.06277","author":"Aananthakrishnan Sriram","year":"2020","unstructured":"Sriram Aananthakrishnan , Nesreen\u00a0 K. Ahmed , Vincent Cav\u00e9 , Marcelo Cintra , Yigit Demir , Kristof\u00a0Du Bois , Stijn Eyerman , Joshua\u00a0 B. Fryman , Ivan Ganev , Wim Heirman , Hans-Christian Hoppe , Jason Howard , Ibrahim Hur , Midhunchandra Kodiyath , Samkit Jain , Daniel\u00a0 S. Klowden , Marek\u00a0 M. Landowski , Laurent Montigny , Ankit More , Przemyslaw Ossowski , Robert Pawlowski , Nick Pepperling , Fabrizio Petrini , Mariusz Sikora , Balasubramanian Seshasayee , Shaden Smith , Sebastian Szkoda , Sanjaya Tayal , Jesmin\u00a0Jahan Tithi , Yves Vandriessche , and Izajasz\u00a0 P. Wrosz . 2020 . PIUMA: Programmable Integrated Unified Memory Architecture. CoRR abs\/2010.06277(2020). arxiv:2010.06277https:\/\/arxiv.org\/abs\/2010.06277 Sriram Aananthakrishnan, Nesreen\u00a0K. Ahmed, Vincent Cav\u00e9, Marcelo Cintra, Yigit Demir, Kristof\u00a0Du Bois, Stijn Eyerman, Joshua\u00a0B. Fryman, Ivan Ganev, Wim Heirman, Hans-Christian Hoppe, Jason Howard, Ibrahim Hur, Midhunchandra Kodiyath, Samkit Jain, Daniel\u00a0S. Klowden, Marek\u00a0M. Landowski, Laurent Montigny, Ankit More, Przemyslaw Ossowski, Robert Pawlowski, Nick Pepperling, Fabrizio Petrini, Mariusz Sikora, Balasubramanian Seshasayee, Shaden Smith, Sebastian Szkoda, Sanjaya Tayal, Jesmin\u00a0Jahan Tithi, Yves Vandriessche, and Izajasz\u00a0P. Wrosz. 2020. PIUMA: Programmable Integrated Unified Memory Architecture. CoRR abs\/2010.06277(2020). arxiv:2010.06277https:\/\/arxiv.org\/abs\/2010.06277"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2019. AMD Graphics Cores Next (GCN) Architecture.  AMD. 2019. AMD Graphics Cores Next (GCN) Architecture."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD. 2019. GPU Programming Guide. https:\/\/developer.amd.com\/wordpress\/media\/2013\/10\/si_programming_guide_v2.pdf.  AMD. 2019. GPU Programming Guide. https:\/\/developer.amd.com\/wordpress\/media\/2013\/10\/si_programming_guide_v2.pdf."},{"key":"e_1_3_2_1_4_1","unstructured":"AMD. 2019. RadeonTM RX580. https:\/\/www.amd.com\/en\/products\/graphics\/radeon-rx-580.  AMD. 2019. RadeonTM RX580. https:\/\/www.amd.com\/en\/products\/graphics\/radeon-rx-580."},{"key":"e_1_3_2_1_5_1","unstructured":"AMD. 2019. ROC Profiler Library. https:\/\/github.com\/ROCm-Developer-Tools\/rocprofiler.  AMD. 2019. ROC Profiler Library. https:\/\/github.com\/ROCm-Developer-Tools\/rocprofiler."},{"key":"e_1_3_2_1_6_1","unstructured":"AMD. 2020. AMD MI-50 Accelerator. https:\/\/www.amd.com\/system\/files\/documents\/radeon-instinct-mi50-datasheet.pdf  AMD. 2020. AMD MI-50 Accelerator. https:\/\/www.amd.com\/system\/files\/documents\/radeon-instinct-mi50-datasheet.pdf"},{"key":"e_1_3_2_1_7_1","unstructured":"AMD. 2020. AMD MI-60 Accelerator. https:\/\/www.amd.com\/system\/files\/documents\/radeon-instinct-mi60-datasheet.pdf.  AMD. 2020. AMD MI-60 Accelerator. https:\/\/www.amd.com\/system\/files\/documents\/radeon-instinct-mi60-datasheet.pdf."},{"key":"e_1_3_2_1_8_1","volume-title":"Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Ausavarungnirun R.","unstructured":"R. Ausavarungnirun , J. Landgraf , V. Miller , S. Ghose , J. Gandhi , C.\u00a0 J. Rossbach , and O. Mutlu . 2017 . Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). R. Ausavarungnirun, J. Landgraf, V. Miller, S. Ghose, J. Gandhi, C.\u00a0J. Rossbach, and O. Mutlu. 2017. Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173169"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_2_1_11_1","volume-title":"Laghos: High-order Langrangian Hydrodynamics Miniapp. https:\/\/github.com\/CEED\/Laghos.","author":"Efficient Exascale Centor For","year":"2019","unstructured":"Centor For Efficient Exascale Discretizations (CEED). 2019 . Laghos: High-order Langrangian Hydrodynamics Miniapp. https:\/\/github.com\/CEED\/Laghos. Centor For Efficient Exascale Discretizations (CEED). 2019. Laghos: High-order Langrangian Hydrodynamics Miniapp. https:\/\/github.com\/CEED\/Laghos."},{"key":"e_1_3_2_1_12_1","unstructured":"S Chan. 2019. A Brief Intro to the Heterogeneous Compute Compiler. https:\/\/gpuopen.com\/a-brief-intro-to-boltzmann-hcc\/.  S Chan. 2019. A Brief Intro to the Heterogeneous Compute Compiler. https:\/\/gpuopen.com\/a-brief-intro-to-boltzmann-hcc\/."},{"key":"e_1_3_2_1_13_1","unstructured":"K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn and K. Goossens. 2019. DRAMPower: Open-source DRAM Power and Energy Estimation Tool. www.es.ele.tue.nl\/drampower\/.  K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn and K. Goossens. 2019. DRAMPower: Open-source DRAM Power and Energy Estimation Tool. www.es.ele.tue.nl\/drampower\/."},{"key":"e_1_3_2_1_14_1","volume-title":"2013 IEEE International Symposium on Workload Characterization (IISWC).","author":"Che S.","unstructured":"S. Che , B.\u00a0 M. Beckmann , S.\u00a0 K. Reinhardt , and K. Skadron . 2013. Pannotia: Understanding irregular GPGPU graph applications . In 2013 IEEE International Symposium on Workload Characterization (IISWC). S. Che, B.\u00a0M. Beckmann, S.\u00a0K. Reinhardt, and K. Skadron. 2013. Pannotia: Understanding irregular GPGPU graph applications. In 2013 IEEE International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_2_1_15_1","volume-title":"2009 IEEE International Symposium on Workload Characterization (IISWC).","author":"Che S.","unstructured":"S. Che , M. Boyer , J. Meng , D. Tarjan , J.\u00a0 W. Sheaffer , S. Lee , and K. Skadron . 2009. Rodinia: A benchmark suite for heterogeneous computing . In 2009 IEEE International Symposium on Workload Characterization (IISWC). S. Che, M. Boyer, J. Meng, D. Tarjan, J.\u00a0W. Sheaffer, S. Lee, and K. Skadron. 2009. Rodinia: A benchmark suite for heterogeneous computing. In 2009 IEEE International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_2_1_16_1","unstructured":"CPU-World. 2019. AMD A12-Series PRO A12-8870. http:\/\/www.cpu-world.com\/CPUs\/Bulldozer\/AMD-A12-Series%20PRO%20A12-8870.html.  CPU-World. 2019. AMD A12-Series PRO A12-8870. http:\/\/www.cpu-world.com\/CPUs\/Bulldozer\/AMD-A12-Series%20PRO%20A12-8870.html."},{"key":"e_1_3_2_1_17_1","unstructured":"Anthony Danalis Gabriel Marin Collin McCurdy Jeremy\u00a0S. Meredith Philip\u00a0C. Roth Kyle Spafford Vinod Tipparaju and Jeffrey\u00a0S. Vetter. [n. d.]. The Scalable Heterogeneous Computing (SHOC) Benchmark Suite.  Anthony Danalis Gabriel Marin Collin McCurdy Jeremy\u00a0S. Meredith Philip\u00a0C. Roth Kyle Spafford Vinod Tipparaju and Jeffrey\u00a0S. Vetter. [n. d.]. The Scalable Heterogeneous Computing (SHOC) Benchmark Suite."},{"key":"e_1_3_2_1_18_1","unstructured":"Pat Flick. 2019. MIOpen Benchmarks. https:\/\/github.com\/patflick\/miopen-benchmark.  Pat Flick. 2019. MIOpen Benchmarks. https:\/\/github.com\/patflick\/miopen-benchmark."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.18"},{"key":"e_1_3_2_1_20_1","unstructured":"gem5. 2019. The gem5 simulator. http:\/\/gem5.org.  gem5. 2019. The gem5 simulator. http:\/\/gem5.org."},{"key":"e_1_3_2_1_21_1","unstructured":"K. Group. 2019. OpenCL. https:\/\/www.khronos.org\/opengl\/.  K. Group. 2019. OpenCL. https:\/\/www.khronos.org\/opengl\/."},{"key":"e_1_3_2_1_22_1","unstructured":"GUPS. 2019. GUPS. https:\/\/icl.utk.edu\/projectsfiles\/hpcc\/RandomAccess\/\/.  GUPS. 2019. GUPS. https:\/\/icl.utk.edu\/projectsfiles\/hpcc\/RandomAccess\/\/."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3309710"},{"key":"e_1_3_2_1_24_1","unstructured":"Zhe Jia Marco Maggioni Benjamin Staiger and Daniele\u00a0Paolo Scarpazza. 2018. Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. CoRR abs\/1804.06826(2018).  Zhe Jia Marco Maggioni Benjamin Staiger and Daniele\u00a0Paolo Scarpazza. 2018. Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. CoRR abs\/1804.06826(2018)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2576779.2576780"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_3_2_1_27_1","unstructured":"L.-N. Pouchet and T. Yuki. 2019. Polybench Suite. http:\/\/web.cse.ohio-state.edu\/~pouchet.2\/software\/polybench\/.  L.-N. Pouchet and T. Yuki. 2019. Polybench Suite. http:\/\/web.cse.ohio-state.edu\/~pouchet.2\/software\/polybench\/."},{"key":"e_1_3_2_1_28_1","unstructured":"Lawrence Livermore National Laboratory. 2019. Quicksilver. https:\/\/github.com\/LLNL\/Quicksilver.  Lawrence Livermore National Laboratory. 2019. Quicksilver. https:\/\/github.com\/LLNL\/Quicksilver."},{"key":"e_1_3_2_1_29_1","unstructured":"Los Alamos National Laboratory. 2019. KRIPKE. https:\/\/github.com\/LLNL\/Kripke.  Los Alamos National Laboratory. 2019. KRIPKE. https:\/\/github.com\/LLNL\/Kripke."},{"key":"e_1_3_2_1_30_1","unstructured":"Los Alamos National Laboratory. 2019. The PENNANT Mini-App. https:\/\/github.com\/lanl\/PENNANT.  Los Alamos National Laboratory. 2019. The PENNANT Mini-App. https:\/\/github.com\/lanl\/PENNANT."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2549523"},{"key":"e_1_3_2_1_32_1","volume-title":"Constructing and Characterizing Covert Channels on GPGPUs. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Naghibijouybari H.","unstructured":"H. Naghibijouybari , K.\u00a0 N. Khasawneh , and N. Abu-Ghazaleh . 2017 . Constructing and Characterizing Covert Channels on GPGPUs. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). H. Naghibijouybari, K.\u00a0N. Khasawneh, and N. Abu-Ghazaleh. 2017. Constructing and Characterizing Covert Channels on GPGPUs. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_33_1","unstructured":"Nvidia. 2019. GPU Applications. https:\/\/developer.nvidia.com\/nccl.  Nvidia. 2019. GPU Applications. https:\/\/developer.nvidia.com\/nccl."},{"key":"e_1_3_2_1_34_1","unstructured":"Nvidia. 2019. NVIDIA Collective Communications Library (NCCL). https:\/\/developer.nvidia.com\/nccl.  Nvidia. 2019. NVIDIA Collective Communications Library (NCCL). https:\/\/developer.nvidia.com\/nccl."},{"key":"e_1_3_2_1_35_1","unstructured":"Nvidia. 2019. Shared Memory. https:\/\/docs.nvidia.com\/cuda\/pascal-tuning-guide\/index.html#shared-memory.  Nvidia. 2019. Shared Memory. https:\/\/docs.nvidia.com\/cuda\/pascal-tuning-guide\/index.html#shared-memory."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.30"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243203"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3180270.3180271"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"e_1_3_2_1_43_1","volume-title":"Scheduling Page Table Walks for Irregular GPU Applications. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).","author":"Shin S.","unstructured":"S. Shin , G. Cox , M. Oskin , G.\u00a0 H. Loh , Y. Solihin , A. Bhattacharjee , and A. Basu . 2018 . Scheduling Page Table Walks for Irregular GPU Applications. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). S. Shin, G. Cox, M. Oskin, G.\u00a0H. Loh, Y. Solihin, A. Bhattacharjee, and A. Basu. 2018. Scheduling Page Table Walks for Irregular GPU Applications. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00036"},{"key":"e_1_3_2_1_45_1","volume-title":"d.]. SR-IOV GPUs. https:\/\/www.amd.com\/en\/graphics\/workstation-virtual-graphics. [Online","author":"SR-IOV.","year":"2021","unstructured":"SR-IOV. [n. d.]. SR-IOV GPUs. https:\/\/www.amd.com\/en\/graphics\/workstation-virtual-graphics. [Online ; accessed February-02, 2021 ]. SR-IOV. [n. d.]. SR-IOV GPUs. https:\/\/www.amd.com\/en\/graphics\/workstation-virtual-graphics. [Online; accessed February-02, 2021]."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414633"},{"key":"e_1_3_2_1_47_1","volume-title":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).","author":"Vesely J.","unstructured":"J. Vesely , A. Basu , M. Oskin , G.\u00a0 H. Loh , and A. Bhattacharjee . 2016. Observations and opportunities in architecting shared virtual memory for heterogeneous systems . In 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). J. Vesely, A. Basu, M. Oskin, G.\u00a0H. Loh, and A. Bhattacharjee. 2016. Observations and opportunities in architecting shared virtual memory for heterogeneous systems. In 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173195"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446077"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480105","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480105"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":49,"alternative-id":["10.1145\/3466752.3480105","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480105","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}