{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T15:06:48Z","timestamp":1784214408626,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":139,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004318","name":"Microsoft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004318","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Netherlands Organisation for Scientific Research","award":["NWO 016.Veni.192.262"],"award-info":[{"award-number":["NWO 016.Veni.192.262"]}]},{"DOI":"10.13039\/100016682","name":"VMware","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016682","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003816","name":"Huawei Technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480110","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"1198-1213","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["Uncovering In-DRAM RowHammer Protection Mechanisms:A New Methodology, Custom RowHammer Patterns, and Implications"],"prefix":"10.1145","author":[{"given":"Hasan","family":"Hassan","sequence":"first","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yahya Can","family":"Tugrul","sequence":"additional","affiliation":[{"name":"TOBB University of Economics & Technology, Turkey and ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeremie S.","family":"Kim","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Victor","family":"van der Veen","sequence":"additional","affiliation":[{"name":"Qualcomm Technologies Inc., USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaveh","family":"Razavi","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951730"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. BKDG for AMD NPT Family 0Fh Processors. http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/325591.pdf. 2009.  AMD. BKDG for AMD NPT Family 0Fh Processors. http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/325591.pdf. 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1002\/9781119644682"},{"key":"e_1_3_2_1_4_1","volume-title":"https:\/\/support.apple.com\/en-us\/HT204934","author":"Apple Inc.","year":"2015","unstructured":"Apple Inc. About the Security Content of Mac EFI Security Update 2015-001. https:\/\/support.apple.com\/en-us\/HT204934 . 2015 . Apple Inc.About the Security Content of Mac EFI Security Update 2015-001. https:\/\/support.apple.com\/en-us\/HT204934. 2015."},{"key":"e_1_3_2_1_5_1","volume-title":"Yossi Oren","author":"Aweke Zelalem\u00a0Birhanu","year":"2016","unstructured":"Zelalem\u00a0Birhanu Aweke , Salessawi\u00a0Ferede Yitbarek , Rui Qiao , Reetuparna Das , Matthew Hicks , Yossi Oren , ANVIL : Software-Based Protection Against Next-Generation Rowhammer Attacks. In ASPLOS. 2016 . Zelalem\u00a0Birhanu Aweke, Salessawi\u00a0Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks. In ASPLOS. 2016."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_29"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"e_1_3_2_1_9_1","volume-title":"Can\u2019t Touch This: Practical and Generic Software-only Defenses Against RowHammer Attacks. USENIX Security","author":"Brasser Ferdinand","year":"2017","unstructured":"Ferdinand Brasser , Lucas Davi , David Gens , Christopher Liebchen , and Ahmad-Reza Sadeghi . Can\u2019t Touch This: Practical and Generic Software-only Defenses Against RowHammer Attacks. USENIX Security . 2017 . Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi. Can\u2019t Touch This: Practical and Generic Software-only Defenses Against RowHammer Attacks. USENIX Security. 2017."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597663"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196136"},{"key":"e_1_3_2_1_19_1","volume-title":"USENIX Security.","author":"de Ridder Finn","year":"2021","unstructured":"Finn de Ridder , Pietro Frigo , Emanuele Vannacci , Herbert Bos , Cristiano Giuffrida , and Kaveh Razavi . SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript . In USENIX Security. 2021 . Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript. In USENIX Security. 2021."},{"key":"e_1_3_2_1_20_1","volume-title":"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division","author":"Dell J","year":"1997","unstructured":"Timothy\u00a0 J Dell . A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division . 1997 . Timothy\u00a0J Dell. A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division. 1997."},{"key":"e_1_3_2_1_21_1","first-page":"387","volume":"3","author":"Dennard H","year":"1968","unstructured":"Robert\u00a0 H Dennard . Field-Effect Transistor Memory. US Patent 3 , 387 ,286. 1968 . Robert\u00a0H Dennard. Field-Effect Transistor Memory. US Patent 3,387,286. 1968.","journal-title":"Field-Effect Transistor Memory. US Patent"},{"key":"e_1_3_2_1_22_1","first-page":"885","article-title":"Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect","volume":"10","author":"Devaux Fabrice","year":"2021","unstructured":"Fabrice Devaux and Renaud Ayrignac . Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect . US Patent 10 , 885 ,966. 2021 . Fabrice Devaux and Renaud Ayrignac. Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect. US Patent 10,885,966. 2021.","journal-title":"US Patent"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"e_1_3_2_1_24_1","volume-title":"Onur Mutlu, Cristiano Giuffrida, TRRespass: Exploiting the Many Sides of Target Row Refresh. In S&P.","author":"Frigo Pietro","year":"2020","unstructured":"Pietro Frigo , Emanuele Vannacci , Hasan Hassan , Victor van\u00a0der Veen , Onur Mutlu, Cristiano Giuffrida, TRRespass: Exploiting the Many Sides of Target Row Refresh. In S&P. 2020 . Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van\u00a0der Veen, Onur Mutlu, Cristiano Giuffrida, TRRespass: Exploiting the Many Sides of Target Row Refresh. In S&P. 2020."},{"key":"e_1_3_2_1_25_1","volume-title":"Row Hammering Mitigation Using Metal Nanowire in Saddle Fin DRAM. TED","author":"Gautam SK","year":"2019","unstructured":"SK Gautam , SK Manhas , Arvind Kumar , Mahendra Pakala , and Ellie Yieh . Row Hammering Mitigation Using Metal Nanowire in Saddle Fin DRAM. TED . 2019 . SK Gautam, SK Manhas, Arvind Kumar, Mahendra Pakala, and Ellie Yieh. Row Hammering Mitigation Using Metal Nanowire in Saddle Fin DRAM. TED. 2019."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.48"},{"key":"e_1_3_2_1_27_1","first-page":"251","article-title":"Throttling Support for Row-Hammer Counters","volume":"9","author":"Greenfield Zvika","year":"2016","unstructured":"Zvika Greenfield and Levy Tomer . Throttling Support for Row-Hammer Counters . US Patent 9 , 251 ,885. 2016 . Zvika Greenfield and Levy Tomer. Throttling Support for Row-Hammer Counters. US Patent 9,251,885. 2016.","journal-title":"US Patent"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_1_29_1","volume-title":"DIMVA.","author":"Gruss Daniel","year":"2016","unstructured":"Daniel Gruss , Cl\u00e9mentine Maurice , and Stefan Mangard . Rowhammer.js : A Remote Software-Induced Fault Attack in Javascript . In DIMVA. 2016 . Daniel Gruss, Cl\u00e9mentine Maurice, and Stefan Mangard. Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript. In DIMVA. 2016."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_3_2_1_31_1","volume-title":"CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability. In ISCA.","author":"Hassan Hasan","year":"2019","unstructured":"Hasan Hassan , Minesh Patel , Jeremie\u00a0 S Kim , A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 , Nandita Vijaykumar , Nika\u00a0Mansouri Ghiasi , CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability. In ISCA. 2019 . Hasan Hassan, Minesh Patel, Jeremie\u00a0S Kim, A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Nandita Vijaykumar, Nika\u00a0Mansouri Ghiasi, CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability. In ISCA. 2019."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_3_2_1_34_1","volume-title":"USENIX Security.","author":"Hong Sanghyun","year":"2019","unstructured":"Sanghyun Hong , Pietro Frigo , Yi\u011fitcan Kaya , Cristiano Giuffrida , and Tudor Dumitra\u015f . Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks under Hardware Fault Attacks . In USENIX Security. 2019 . Sanghyun Hong, Pietro Frigo, Yi\u011fitcan Kaya, Cristiano Giuffrida, and Tudor Dumitra\u015f. Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks under Hardware Fault Attacks. In USENIX Security. 2019."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1984841"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511807077"},{"key":"e_1_3_2_1_37_1","volume-title":"IM ECC DRAM with Integrated Error Correcting Code. Product Brief","author":"Memory Intelligent","year":"2016","unstructured":"Intelligent Memory . IM ECC DRAM with Integrated Error Correcting Code. Product Brief . 2016 . Intelligent Memory. IM ECC DRAM with Integrated Error Correcting Code. Product Brief. 2016."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_2_1_39_1","volume-title":"Double Data Rate 3 (DDR3) SDRAM Specification","author":"JEDEC.","year":"2012","unstructured":"JEDEC. Double Data Rate 3 (DDR3) SDRAM Specification . 2012 . JEDEC. Double Data Rate 3 (DDR3) SDRAM Specification. 2012."},{"key":"e_1_3_2_1_40_1","volume-title":"Low Power Double Data Rate 4 (LPDDR4) SDRAM Specification","author":"JEDEC.","year":"2014","unstructured":"JEDEC. Low Power Double Data Rate 4 (LPDDR4) SDRAM Specification . 2014 . JEDEC. Low Power Double Data Rate 4 (LPDDR4) SDRAM Specification. 2014."},{"key":"e_1_3_2_1_41_1","volume-title":"DDR4 SDRAM Standard - JESD79-4C","author":"JEDEC.","year":"2020","unstructured":"JEDEC. DDR4 SDRAM Standard - JESD79-4C . 2020 . JEDEC. DDR4 SDRAM Standard - JESD79-4C. 2020."},{"key":"e_1_3_2_1_42_1","volume-title":"DDR5 SDRAM - JESD79-5","author":"JEDEC.","year":"2020","unstructured":"JEDEC. DDR5 SDRAM - JESD79-5 . 2020 . JEDEC. DDR5 SDRAM - JESD79-5. 2020."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218745"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329811"},{"key":"e_1_3_2_1_45_1","volume-title":"Quantifying Rowhammer Vulnerability for DRAM Security. DAC","author":"Jiang Yichen","year":"2021","unstructured":"Yichen Jiang , Huifeng Zhu , Dean Sullivan , Xiaolong Guo , Xuan Zhang , and Yier Jin . Quantifying Rowhammer Vulnerability for DRAM Security. DAC . 2021 . Yichen Jiang, Huifeng Zhu, Dean Sullivan, Xiaolong Guo, Xuan Zhang, and Yier Jin. Quantifying Rowhammer Vulnerability for DRAM Security. DAC. 2021."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989114"},{"key":"e_1_3_2_1_47_1","volume-title":"The Memory Forum.","author":"Kang Uksong","year":"2014","unstructured":"Uksong Kang , Hak\u00a0Soo Yu , Churoo Park , Hongzhong Zheng , John Halbert , Kuljit Bains , Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling . In The Memory Forum. 2014 . Uksong Kang, Hak\u00a0Soo Yu, Churoo Park, Hongzhong Zheng, John Halbert, Kuljit Bains, Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum. 2014."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"e_1_3_2_1_54_1","volume-title":"ISCA.","author":"Kim S.","year":"2020","unstructured":"Jeremie\u00a0 S. Kim , Minesh Patel , Abdullah\u00a0 G. Yaglikci , Hasan Hassan , Roknoddin Azizi , Lois Orosa , Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques . In ISCA. 2020 . Jeremie\u00a0S. Kim, Minesh Patel, Abdullah\u00a0G. Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques. In ISCA. 2020."},{"key":"e_1_3_2_1_55_1","volume-title":"Tae\u00a0Jun Ham","author":"Kim Michael\u00a0Jaemin","year":"2021","unstructured":"Michael\u00a0Jaemin Kim , Jaehyun Park , Yeonhong Park , Wanju Doh , Namhoon Kim , Tae\u00a0Jun Ham , Mithril : Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh . arXiv preprint arXiv:2108.06703. 2021 . Michael\u00a0Jaemin Kim, Jaehyun Park, Yeonhong Park, Wanju Doh, Namhoon Kim, Tae\u00a0Jun Ham, Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh. arXiv preprint arXiv:2108.06703. 2021."},{"key":"e_1_3_2_1_56_1","volume-title":"ISCA.","author":"Kim Yoongu","year":"2014","unstructured":"Yoongu Kim , Ross Daly , Jeremie Kim , Chris Fallin , Ji\u00a0Hye Lee , Donghyuk Lee , Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors . In ISCA. 2014 . Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji\u00a0Hye Lee, Donghyuk Lee, Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In ISCA. 2014."},{"key":"e_1_3_2_1_57_1","volume-title":"ISCA.","author":"Kim Yoongu","year":"2012","unstructured":"Yoongu Kim , Vivek Seshadri , Donghyuk Lee , Jamie Liu , and Onur Mutlu . A Case for Exploiting Subarray-level Parallelism (SALP) in DRAM . In ISCA. 2012 . Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, and Onur Mutlu. A Case for Exploiting Subarray-level Parallelism (SALP) in DRAM. In ISCA. 2012."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_59_1","volume-title":"OSDI.","author":"Konoth Radhesh\u00a0Krishnan","year":"2018","unstructured":"Radhesh\u00a0Krishnan Konoth , Marco Oliverio , Andrei Tatar , Dennis Andriesse , Herbert Bos , Cristiano Giuffrida , ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks . In OSDI. 2018 . Radhesh\u00a0Krishnan Konoth, Marco Oliverio, Andrei Tatar, Dennis Andriesse, Herbert Bos, Cristiano Giuffrida, ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks. In OSDI. 2018."},{"key":"e_1_3_2_1_60_1","volume-title":"ISSCC.","author":"Kwak N.","year":"2017","unstructured":"N. Kwak , S. Kim , K.\u00a0 H. Lee , C. Baek , M.\u00a0 S. Jang , Y. Joo , A 4.8 Gb\/s\/pin 2Gb LPDDR4 SDRAM with Sub-100\u03bcA Self-Refresh Current for IoT Applications . In ISSCC. 2017 . N. Kwak, S. Kim, K.\u00a0H. Lee, C. Baek, M.\u00a0S. Jang, Y. Joo, A 4.8 Gb\/s\/pin 2Gb LPDDR4 SDRAM with Sub-100\u03bcA Self-Refresh Current for IoT Applications. In ISSCC. 2017."},{"key":"e_1_3_2_1_61_1","volume-title":"ISSCC.","author":"Kwon H.","year":"2017","unstructured":"H. Kwon , E. Seo , C. Lee , Y. Seo , G. Han , H. Kim , An Extremely Low-Standby-Power 3.733 Gb\/s\/pin 2Gb LPDDR4 SDRAM for Wearable Devices . In ISSCC. 2017 . H. Kwon, E. Seo, C. Lee, Y. Seo, G. Han, H. Kim, An Extremely Low-Standby-Power 3.733 Gb\/s\/pin 2Gb LPDDR4 SDRAM for Wearable Devices. In ISSCC. 2017."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_66_1","volume-title":"HPCA.","author":"Lee Donghyuk","year":"2013","unstructured":"Donghyuk Lee , Yoongu Kim , Vivek Seshadri , Jamie Liu , Lavanya Subramanian , and Onur Mutlu . Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture . In HPCA. 2013 . Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu. Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture. In HPCA. 2013."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"e_1_3_2_1_68_1","volume-title":"ISCA.","author":"Lee Eojin","year":"2019","unstructured":"Eojin Lee , Ingab Kang , Sukhan Lee , G Edward Suh , and Jung Ho Ahn . TWiCe: Preventing Row-Hammering by Exploiting Time Window Counters . In ISCA. 2019 . Eojin Lee, Ingab Kang, Sukhan Lee, G Edward Suh, and Jung Ho Ahn. TWiCe: Preventing Row-Hammering by Exploiting Time Window Counters. In ISCA. 2019."},{"key":"e_1_3_2_1_69_1","volume-title":"Samsung Electronics, Investor\u2019s Forum.","author":"Lee Jung-Bae","year":"2014","unstructured":"Jung-Bae Lee . Green Memory Solution . In Samsung Electronics, Investor\u2019s Forum. 2014 . Jung-Bae Lee. Green Memory Solution. In Samsung Electronics, Investor\u2019s Forum. 2014."},{"key":"e_1_3_2_1_70_1","volume-title":"Error Control Coding: Fundamentals and Applications","author":"Lin Shu","year":"2002","unstructured":"Shu Lin and Daniel\u00a0 J Costello . Error Control Coding: Fundamentals and Applications . 2002 . Shu Lin and Daniel\u00a0J Costello. Error Control Coding: Fundamentals and Applications. 2002."},{"key":"e_1_3_2_1_71_1","volume-title":"Lukas Raab","author":"Lipp Moritz","year":"2020","unstructured":"Moritz Lipp , Misiker\u00a0Tadesse Aga , Michael Schwarz , Daniel Gruss , Cl\u00e9mentine Maurice , Lukas Raab , Nethammer : Inducing RowHammer Faults Through Network Requests. Euro S &PW. 2020 . Moritz Lipp, Misiker\u00a0Tadesse Aga, Michael Schwarz, Daniel Gruss, Cl\u00e9mentine Maurice, Lukas Raab, Nethammer: Inducing RowHammer Faults Through Network Requests. Euro S&PW. 2020."},{"key":"e_1_3_2_1_72_1","volume-title":"ISCA.","author":"Liu Jamie","year":"2013","unstructured":"Jamie Liu , Ben Jaiyen , Yoongu Kim , Chris Wilkerson , and Onur Mutlu . An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms . In ISCA. 2013 . Jamie Liu, Ben Jaiyen, Yoongu Kim, Chris Wilkerson, and Onur Mutlu. An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms. In ISCA. 2013."},{"key":"e_1_3_2_1_73_1","volume-title":"ISCA.","author":"Liu Jamie","year":"2012","unstructured":"Jamie Liu , Ben Jaiyen , Richard Veras , and Onur Mutlu . RAIDR: Retention-Aware Intelligent DRAM Refresh . In ISCA. 2012 . Jamie Liu, Ben Jaiyen, Richard Veras, and Onur Mutlu. RAIDR: Retention-Aware Intelligent DRAM Refresh. In ISCA. 2012."},{"key":"e_1_3_2_1_74_1","volume-title":"ISCA.","author":"Luo Haocong","year":"2020","unstructured":"Haocong Luo , Taha Shahroodi , Hasan Hassan , Minesh Patel , A.\u00a0 Giray Ya\u011fl\u0131k\u00e7\u0131 , Lois Orosa , CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off . In ISCA. 2020 . Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Lois Orosa, CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off. In ISCA. 2020."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_77_1","volume-title":"DDDR4 SDRAM Datasheet","year":"2016","unstructured":"Micron. DDDR4 SDRAM Datasheet . 2016 . Micron. DDDR4 SDRAM Datasheet. 2016."},{"key":"e_1_3_2_1_78_1","volume-title":"8Gb: x4, x8, x16 DDR4 SDRAM Features - Excessive Row Activation","year":"2020","unstructured":"Micron. 8Gb: x4, x8, x16 DDR4 SDRAM Features - Excessive Row Activation . 2020 . Micron. 8Gb: x4, x8, x16 DDR4 SDRAM Features - Excessive Row Activation. 2020."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609541"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_2_1_82_1","volume-title":"DATE.","author":"Mutlu Onur","year":"2017","unstructured":"Onur Mutlu . The RowHammer Problem and Other Issues We may Face as Memory Becomes Denser . In DATE. 2017 . Onur Mutlu. The RowHammer Problem and Other Issues We may Face as Memory Becomes Denser. In DATE. 2017."},{"key":"e_1_3_2_1_83_1","volume-title":"A Retrospective. TCAD","author":"Mutlu Onur","year":"2019","unstructured":"Onur Mutlu and Jeremie\u00a0 S Kim . RowHammer : A Retrospective. TCAD . 2019 . Onur Mutlu and Jeremie\u00a0S Kim. RowHammer: A Retrospective. TCAD. 2019."},{"key":"e_1_3_2_1_84_1","volume-title":"SUPERFRI.","author":"Mutlu Onur","year":"2014","unstructured":"Onur Mutlu and Lavanya Subramanian . Research Problems and Opportunities in Memory Systems . In SUPERFRI. 2014 . Onur Mutlu and Lavanya Subramanian. Research Problems and Opportunities in Memory Systems. In SUPERFRI. 2014."},{"key":"e_1_3_2_1_85_1","volume-title":"ISCA.","author":"Nair J","year":"2013","unstructured":"Prashant\u00a0 J Nair , Dae-Hyun Kim , and Moinuddin\u00a0 K Qureshi . ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates . In ISCA. 2013 . Prashant\u00a0J Nair, Dae-Hyun Kim, and Moinuddin\u00a0K Qureshi. ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates. In ISCA. 2013."},{"key":"e_1_3_2_1_86_1","volume-title":"ISCA.","author":"Nair J","year":"2016","unstructured":"Prashant\u00a0 J Nair , Vilas Sridharan , and Moinuddin\u00a0 K Qureshi . XED: Exposing On-Die Error Detection Information for Strong Memory Reliability . In ISCA. 2016 . Prashant\u00a0J Nair, Vilas Sridharan, and Moinuddin\u00a0K Qureshi. XED: Exposing On-Die Error Detection Information for Strong Memory Reliability. In ISCA. 2016."},{"key":"e_1_3_2_1_87_1","volume-title":"Su-Yeon Doo, A 3.2Gbps\/pin 8Gbit 1.0V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1V DRAM Core Operation. JSSC.","author":"Oh Tae-Young","year":"2014","unstructured":"Tae-Young Oh , Hoeju Chung , Jun-Young Park , Ki-Won Lee , Seunghoon oh , Su-Yeon Doo, A 3.2Gbps\/pin 8Gbit 1.0V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1V DRAM Core Operation. JSSC. 2014 . Tae-Young Oh, Hoeju Chung, Jun-Young Park, Ki-Won Lee, Seunghoon oh, Su-Yeon Doo, A 3.2Gbps\/pin 8Gbit 1.0V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1V DRAM Core Operation. JSSC. 2014."},{"key":"e_1_3_2_1_88_1","volume-title":"ISCA.","author":"Olgun Ataberk","year":"2021","unstructured":"Ataberk Olgun , Minesh Patel , A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 , Haocong Luo , Jeremie\u00a0 S Kim , Nisa Bostanc\u0131 , QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips . In ISCA. 2021 . Ataberk Olgun, Minesh Patel, A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Haocong Luo, Jeremie\u00a0S Kim, Nisa Bostanc\u0131, QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips. In ISCA. 2021."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"e_1_3_2_1_90_1","volume-title":"Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3 \u00d7 nm Technology. MR","author":"Park Kyungbae","year":"2016","unstructured":"Kyungbae Park , Chulseung Lim , Donghyuk Yun , and Sanghyeon Baeg . Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3 \u00d7 nm Technology. MR . 2016 . Kyungbae Park, Chulseung Lim, Donghyuk Yun, and Sanghyeon Baeg. Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3 \u00d7 nm Technology. MR. 2016."},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00017"},{"key":"e_1_3_2_1_94_1","volume-title":"ISCA.","author":"Patel Minesh","year":"2017","unstructured":"Minesh Patel , Jeremie\u00a0 S Kim , and Onur Mutlu . The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions . In ISCA. 2017 . Minesh Patel, Jeremie\u00a0S Kim, and Onur Mutlu. The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions. In ISCA. 2017."},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480061"},{"key":"e_1_3_2_1_96_1","volume-title":"USENIX.","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks . In USENIX. 2016 . Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX. 2016."},{"key":"e_1_3_2_1_97_1","unstructured":"Salman Qazi Yoongu Kim Nicolas Boichat Eric Shiu and Mattias Nissler. Introducing Half-Double: New Hammering Rechnique for DRAM Rowhammer Bug. http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html. 2021.  Salman Qazi Yoongu Kim Nicolas Boichat Eric Shiu and Mattias Nissler. Introducing Half-Double: New Hammering Rechnique for DRAM Rowhammer Bug. http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html. 2021."},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495576"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_100_1","volume-title":"USENIX Security.","author":"Razavi Kaveh","year":"2016","unstructured":"Kaveh Razavi , Ben Gras , Erik Bosman , Bart Preneel , Cristiano Giuffrida , and Herbert Bos . Flip Feng Shui: Hammering a Needle in the Software Stack . In USENIX Security. 2016 . Kaveh Razavi, Ben Gras, Erik Bosman, Bart Preneel, Cristiano Giuffrida, and Herbert Bos. Flip Feng Shui: Hammering a Needle in the Software Stack. In USENIX Security. 2016."},{"key":"e_1_3_2_1_101_1","volume-title":"Polynomial Codes Over Certain Finite Fields. SIAM","author":"Reed S","year":"1960","unstructured":"Irving\u00a0 S Reed and Gustave Solomon . Polynomial Codes Over Certain Finite Fields. SIAM . 1960 . Irving\u00a0S Reed and Gustave Solomon. Polynomial Codes Over Certain Finite Fields. SIAM. 1960."},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268437"},{"key":"e_1_3_2_1_104_1","unstructured":"SAFARI Research Group. RowHammer \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/rowhammer.  SAFARI Research Group. RowHammer \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/rowhammer."},{"key":"e_1_3_2_1_105_1","unstructured":"SAFARI Research Group. SoftMC Source Code. https:\/\/github.com\/CMU-SAFARI\/SoftMC.  SAFARI Research Group. SoftMC Source Code. https:\/\/github.com\/CMU-SAFARI\/SoftMC."},{"key":"e_1_3_2_1_106_1","volume-title":"Proc. IEEE.","year":"1975","unstructured":"Jerome\u00a0H Saltzer and Michael\u00a0D Schroeder. The Protection of Information in Computer Systems . Proc. IEEE. 1975 . Jerome\u00a0H Saltzer and Michael\u00a0D Schroeder. The Protection of Information in Computer Systems. Proc. IEEE. 1975."},{"key":"e_1_3_2_1_107_1","volume-title":"Guide to General Server Security. NIST Special Publication","author":"Scarfone Karen","year":"2008","unstructured":"Karen Scarfone , Wayne Jansen , and Miles Tracy . Guide to General Server Security. NIST Special Publication . 2008 . Karen Scarfone, Wayne Jansen, and Miles Tracy. Guide to General Server Security. NIST Special Publication. 2008."},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_109_1","volume-title":"Exploiting the DRAM RowHammer Bug to Gain Kernel Privileges. Black Hat","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien . Exploiting the DRAM RowHammer Bug to Gain Kernel Privileges. Black Hat . 2015 . Mark Seaborn and Thomas Dullien. Exploiting the DRAM RowHammer Bug to Gain Kernel Privileges. Black Hat. 2015."},{"key":"e_1_3_2_1_110_1","unstructured":"Mark Seaborn and Thomas Dullien. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html. 2015.  Mark Seaborn and Thomas Dullien. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html. 2015."},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_112_1","volume-title":"Jeremie Kim","author":"Seshadri Vivek","year":"2017","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Ambit : In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. In MICRO. 2017 . Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. In MICRO. 2017."},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_114_1","volume-title":"In-DRAM Bulk Bitwise Execution Engine. Advances in Computers","author":"Seshadri Vivek","year":"2020","unstructured":"Vivek Seshadri and Onur Mutlu . In-DRAM Bulk Bitwise Execution Engine. Advances in Computers . 2020 . Vivek Seshadri and Onur Mutlu. In-DRAM Bulk Bitwise Execution Engine. Advances in Computers. 2020."},{"key":"e_1_3_2_1_115_1","volume-title":"Counter-based Tree Structure for Row Hammering Mitigation in DRAM. CAL","author":"Seyedzadeh Seyed\u00a0Mohammad","year":"2017","unstructured":"Seyed\u00a0Mohammad Seyedzadeh , Alex\u00a0 K Jones , and Rami Melhem . Counter-based Tree Structure for Row Hammering Mitigation in DRAM. CAL . 2017 . Seyed\u00a0Mohammad Seyedzadeh, Alex\u00a0K Jones, and Rami Melhem. Counter-based Tree Structure for Row Hammering Mitigation in DRAM. CAL. 2017."},{"key":"e_1_3_2_1_116_1","unstructured":"SK Hynix. DDR4 SDRAM Device Operation. https:\/\/pdf.directindustry.com\/pdf\/hynix\/ddr4-sdram-device-operation\/34497-773768.html.  SK Hynix. DDR4 SDRAM Device Operation. https:\/\/pdf.directindustry.com\/pdf\/hynix\/ddr4-sdram-device-operation\/34497-773768.html."},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00072"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"e_1_3_2_1_123_1","volume-title":"Giovanni Vigna","author":"van\u00a0der Veen Victor","year":"2016","unstructured":"Victor van\u00a0der Veen , Yanick Fratantonio , Martina Lindorfer , Daniel Gruss , Clementine Maurice , Giovanni Vigna , Drammer : Deterministic Rowhammer Attacks on Mobile Platforms. In CCS. 2016 . Victor van\u00a0der Veen, Yanick Fratantonio, Martina Lindorfer, Daniel Gruss, Clementine Maurice, Giovanni Vigna, Drammer: Deterministic Rowhammer Attacks on Mobile Platforms. In CCS. 2016."},{"key":"e_1_3_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_126_1","volume-title":"On DRAM Rowhammer and the Physics of Insecurity. TED","author":"Walker J","year":"2021","unstructured":"Andrew\u00a0 J Walker , Sungkwon Lee , and Dafna Beery . On DRAM Rowhammer and the Physics of Insecurity. TED . 2021 . Andrew\u00a0J Walker, Sungkwon Lee, and Dafna Beery. On DRAM Rowhammer and the Physics of Insecurity. TED. 2021."},{"key":"e_1_3_2_1_127_1","volume-title":"Minesh Patel","author":"Wang Yaohua","year":"2020","unstructured":"Yaohua Wang , Lois Orosa , Xiangjun Peng , Yang Guo , Saugata Ghose , Minesh Patel , FIGARO : Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching. In MICRO. 2020 . Yaohua Wang, Lois Orosa, Xiangjun Peng, Yang Guo, Saugata Ghose, Minesh Patel, FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching. In MICRO. 2020."},{"key":"e_1_3_2_1_128_1","volume-title":"JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:1912.11523 [cs.CR]","author":"Weissman Zane","year":"2020","unstructured":"Zane Weissman , Thore Tiemann , Daniel Moghimi , Evan Custodio , Thomas Eisenbarth , and Berk Sunar . JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:1912.11523 [cs.CR] . 2020 . Zane Weissman, Thore Tiemann, Daniel Moghimi, Evan Custodio, Thomas Eisenbarth, and Berk Sunar. JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:1912.11523 [cs.CR]. 2020."},{"key":"e_1_3_2_1_129_1","volume-title":"One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security.","author":"Xiao Yuan","year":"2016","unstructured":"Yuan Xiao , Xiaokuan Zhang , Yinqian Zhang , and Radu Teodorescu . One Bit Flips , One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security. 2016 . Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security. 2016."},{"key":"e_1_3_2_1_130_1","volume-title":"Security Analysis of the Silver Bullet Technique for RowHammer Prevention. arXiv preprint arXiv:2106.07084","author":"Ya\u011fl\u0131k\u00e7\u0131 Abdullah\u00a0Giray","year":"2021","unstructured":"Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 , Jeremie\u00a0 S Kim , Fabrice Devaux , and Onur Mutlu . Security Analysis of the Silver Bullet Technique for RowHammer Prevention. arXiv preprint arXiv:2106.07084 . 2021 . Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Jeremie\u00a0S Kim, Fabrice Devaux, and Onur Mutlu. Security Analysis of the Silver Bullet Technique for RowHammer Prevention. arXiv preprint arXiv:2106.07084. 2021."},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_2_1_132_1","volume-title":"IEDM.","author":"Yaney S","year":"1987","unstructured":"David\u00a0 S Yaney , ChihYuan Lu , Ross\u00a0 A Kohler , Michael\u00a0 J Kelly , and James\u00a0 T Nelson . A Meta-stable Leakage Phenomenon in DRAM Charge Storage-Variable Hold Time . In IEDM. 1987 . David\u00a0S Yaney, ChihYuan Lu, Ross\u00a0A Kohler, Michael\u00a0J Kelly, and James\u00a0T Nelson. A Meta-stable Leakage Phenomenon in DRAM Charge Storage-Variable Hold Time. In IEDM. 1987."},{"key":"e_1_3_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2607174"},{"key":"e_1_3_2_1_134_1","volume-title":"Scanning Spreading Resistance Microscopy for Doping Profile in Saddle-Fin Devices. TNANO","author":"Yang Chia-Ming","year":"2017","unstructured":"Chia-Ming Yang , Chen-Kang Wei , Hsiu-Pin Chen , Jian-Shing Luo , Yu\u00a0Jing Chang , Tieh-Chiang Wu , Scanning Spreading Resistance Microscopy for Doping Profile in Saddle-Fin Devices. TNANO . 2017 . Chia-Ming Yang, Chen-Kang Wei, Hsiu-Pin Chen, Jian-Shing Luo, Yu\u00a0Jing Chang, Tieh-Chiang Wu, Scanning Spreading Resistance Microscopy for Doping Profile in Saddle-Fin Devices. TNANO. 2017."},{"key":"e_1_3_2_1_135_1","volume-title":"Trap-Assisted DRAM Row Hammer Effect. EDL","author":"Yang Thomas","year":"2019","unstructured":"Thomas Yang and Xi-Wei Lin . Trap-Assisted DRAM Row Hammer Effect. EDL . 2019 . Thomas Yang and Xi-Wei Lin. Trap-Assisted DRAM Row Hammer Effect. EDL. 2019."},{"key":"e_1_3_2_1_136_1","volume-title":"USENIX Security.","author":"Yao Fan","year":"2020","unstructured":"Fan Yao , Adnan\u00a0Siraj Rakin , and Deliang Fan . Deephammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips . In USENIX Security. 2020 . Fan Yao, Adnan\u00a0Siraj Rakin, and Deliang Fan. Deephammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips. In USENIX Security. 2020."},{"key":"e_1_3_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"e_1_3_2_1_138_1","volume-title":"ISCA.","author":"Zhang Tao","year":"2014","unstructured":"Tao Zhang , Ke Chen , Cong Xu , Guangyu Sun , Tao Wang , and Yuan Xie . Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation . In ISCA. 2014 . Tao Zhang, Ke Chen, Cong Xu, Guangyu Sun, Tao Wang, and Yuan Xie. Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation. In ISCA. 2014."},{"key":"e_1_3_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"e_1_3_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480110","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480110"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":139,"alternative-id":["10.1145\/3466752.3480110","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480110","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}