{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:40:51Z","timestamp":1781887251574,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":71,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480111","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:16:55Z","timestamp":1634498215000},"page":"641-653","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["Characterizing\u00a0and\u00a0Mitigating\u00a0Soft\u00a0Errors in GPU DRAM"],"prefix":"10.1145","author":[{"given":"Michael B.","family":"Sullivan","sequence":"first","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nirmal","family":"Saxena","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mike","family":"O'Connor","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul","family":"Racunas","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saurabh","family":"Hukerikar","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timothy","family":"Tsai","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Siva Kumar Sastry","family":"Hari","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[{"name":"NVIDIA, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices (AMD) Inc.2013. BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors. https:\/\/www.amd.com\/system\/files\/TechDocs\/42301_15h_Mod_00h-0Fh_BKDG.pdf. Advanced Micro Devices (AMD) Inc.2013. BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors. https:\/\/www.amd.com\/system\/files\/TechDocs\/42301_15h_Mod_00h-0Fh_BKDG.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"AMD. 2012. AMD Graphics Cores Next (GCN) Architecture. https:\/\/www.techpowerup.com\/gpu-specs\/docs\/amd-gcn1-architecture.pdf. AMD. 2012. AMD Graphics Cores Next (GCN) Architecture. https:\/\/www.techpowerup.com\/gpu-specs\/docs\/amd-gcn1-architecture.pdf.","DOI":"10.1109\/HOTCHIPS.2012.7476485"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the Symposium on High Performance Chips (HOTCHIPS).","author":"AMD.","year":"2017","unstructured":"AMD. 2017 . AMD\u2019s Radeon Next Generation GPU Architecture: Vega10 . In Proceedings of the Symposium on High Performance Chips (HOTCHIPS). AMD. 2017. AMD\u2019s Radeon Next Generation GPU Architecture: Vega10. In Proceedings of the Symposium on High Performance Chips (HOTCHIPS)."},{"key":"e_1_3_2_1_4_1","volume-title":"Algebraic Coding Theory","author":"Berlekamp R","unstructured":"Elwyn\u00a0 R Berlekamp . 1984. Algebraic Coding Theory . Aegean Park Press . Elwyn\u00a0R Berlekamp. 1984. Algebraic Coding Theory. Aegean Park Press."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220591"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the International Reliability Physics Symposium (IRPS). 482\u2013487","author":"Borucki L.","unstructured":"L. Borucki , G. Schindlbeck , and C. Slayman . 2008. Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level . In Proceedings of the International Reliability Physics Symposium (IRPS). 482\u2013487 . L. Borucki, G. Schindlbeck, and C. Slayman. 2008. Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level. In Proceedings of the International Reliability Physics Symposium (IRPS). 482\u2013487."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219855"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/SJ.2008.5386508"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1021\/1\/012037"},{"key":"e_1_3_2_1_10_1","article-title":"RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory","volume":"13","author":"Chen Hsing-Min","year":"2016","unstructured":"Hsing-Min Chen , Carole-Jean Wu , Trevor Mudge , and Chaitali Chakrabarti . 2016 . RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory . ACM Transactions on Architecture and Code Optimization (TACO) 13 , 3(2016), 24:1\u201324:24. Hsing-Min Chen, Carole-Jean Wu, Trevor Mudge, and Chaitali Chakrabarti. 2016. RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory. ACM Transactions on Architecture and Code Optimization (TACO) 13, 3(2016), 24:1\u201324:24.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220622"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2032184"},{"key":"e_1_3_2_1_13_1","first-page":"3190","article-title":"Probing the Nature of Intermittently Stuck Bits in Dynamic RAM Cells","volume":"57","author":"Chugg M.","year":"2010","unstructured":"A.\u00a0 M. Chugg , J. McIntosh , A.\u00a0 J. Burnell , P.\u00a0 H. Duncan , and J. Ward . 2010 . Probing the Nature of Intermittently Stuck Bits in Dynamic RAM Cells . IEEE Transactions on Nuclear Science 57 , 6 (2010), 3190 \u2013 3198 . A.\u00a0M. Chugg, J. McIntosh, A.\u00a0J. Burnell, P.\u00a0H. Duncan, and J. Ward. 2010. Probing the Nature of Intermittently Stuck Bits in Dynamic RAM Cells. IEEE Transactions on Nuclear Science 57, 6 (2010), 3190\u20133198.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"e_1_3_2_1_14_1","unstructured":"Douglas Crockford. 2019. Base 32. https:\/\/www.crockford.com\/base32.html. Douglas Crockford. 2019. Base 32. https:\/\/www.crockford.com\/base32.html."},{"key":"e_1_3_2_1_15_1","unstructured":"Timothy\u00a0J Dell. 1997. A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division(1997) 1\u201323. Timothy\u00a0J Dell. 1997. A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division(1997) 1\u201323."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.62"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3148226.3148228"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the VLSI Test Symposium (VTS). 349\u2013354","author":"Dutta A.","unstructured":"A. Dutta and N.A. Touba . 2007. Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code . In Proceedings of the VLSI Test Symposium (VTS). 349\u2013354 . A. Dutta and N.A. Touba. 2007. Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code. In Proceedings of the VLSI Test Symposium (VTS). 349\u2013354."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2006902"},{"key":"e_1_3_2_1_20_1","volume-title":"ISIS-Pulsed Neutron and Muon Source. In 2007 IEEE Particle Accelerator Conference (PAC). 695\u2013699","author":"Findlay DJS","year":"2007","unstructured":"DJS Findlay . 2007 . ISIS-Pulsed Neutron and Muon Source. In 2007 IEEE Particle Accelerator Conference (PAC). 695\u2013699 . DJS Findlay. 2007. ISIS-Pulsed Neutron and Muon Source. In 2007 IEEE Particle Accelerator Conference (PAC). 695\u2013699."},{"key":"e_1_3_2_1_21_1","unstructured":"Fujitsu Ltd.2020. FUJITSU Processor A64FX. https:\/\/www.fujitsu.com\/downloads\/JP\/jsuper\/a64fx\/a64fx_datasheet.pdf. Fujitsu Ltd.2020. FUJITSU Processor A64FX. https:\/\/www.fujitsu.com\/downloads\/JP\/jsuper\/a64fx\/a64fx_datasheet.pdf."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503215"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00064"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830799"},{"key":"e_1_3_2_1_25_1","unstructured":"Andrew Gross. 2019. Think You\u2019re In Your Car More? You\u2019re Right. Americans Spend 70 Billion Hours Behind the Wheel.https:\/\/newsroom.aaa.com\/2019\/02\/think-youre-in-your-car-more-youre-right-americans-spend-70-billion-hours-behind-the-wheel\/. Andrew Gross. 2019. Think You\u2019re In Your Car More? You\u2019re Right. Americans Spend 70 Billion Hours Behind the Wheel.https:\/\/newsroom.aaa.com\/2019\/02\/think-youre-in-your-car-more-youre-right-americans-spend-70-billion-hours-behind-the-wheel\/."},{"key":"e_1_3_2_1_26_1","unstructured":"Sudhanva Gurumurthi. 2020. Advanced Memory Device Correction (AMDC) for Servers. https:\/\/www.amd.com\/system\/files\/documents\/advanced-memory-device-correction.pdf. Sudhanva Gurumurthi. 2020. Advanced Memory Device Correction (AMDC) for Servers. https:\/\/www.amd.com\/system\/files\/documents\/advanced-memory-device-correction.pdf."},{"key":"e_1_3_2_1_27_1","unstructured":"Hewlett-Packard. 2021. Memory RAS Technologies for HPE ProLiant\/Synergy\/Blade Gen10 Servers with Intel Xeon Scalable Processors. https:\/\/www.hpe.com\/psnow\/doc\/4AA4-3490ENW. Hewlett-Packard. 2021. Memory RAS Technologies for HPE ProLiant\/Synergy\/Blade Gen10 Servers with Intel Xeon Scalable Processors. https:\/\/www.hpe.com\/psnow\/doc\/4AA4-3490ENW."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_29_1","unstructured":"Intel Corp.2011. Intel Xeon Processor E7 Family: Reliability Availability and Serviceability. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/xeon-e7-family-ras-server-paper.pdf. Intel Corp.2011. Intel Xeon Processor E7 Family: Reliability Availability and Serviceability. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/xeon-e7-family-ras-server-paper.pdf."},{"key":"e_1_3_2_1_30_1","unstructured":"ISO. 2011. ISO 26262-9:2011 Preview Road Vehicles Functional Safety. https:\/\/www.iso.org\/standard\/51365.html. ISO. 2011. ISO 26262-9:2011 Preview Road Vehicles Functional Safety. https:\/\/www.iso.org\/standard\/51365.html."},{"key":"e_1_3_2_1_31_1","volume-title":"SiPearl Develops ARM HPC Chip. https:\/\/www.linleygroup.com\/mpr\/login.php?return_url=\/mpr\/article.php?id=12379&num=6227","author":"Jani Aakash","year":"2020","unstructured":"Aakash Jani . 2020. SiPearl Develops ARM HPC Chip. https:\/\/www.linleygroup.com\/mpr\/login.php?return_url=\/mpr\/article.php?id=12379&num=6227 . The Linley Group Microprocessor Report from October 19, 2020 . Aakash Jani. 2020. SiPearl Develops ARM HPC Chip. https:\/\/www.linleygroup.com\/mpr\/login.php?return_url=\/mpr\/article.php?id=12379&num=6227. The Linley Group Microprocessor Report from October 19, 2020."},{"key":"e_1_3_2_1_32_1","volume-title":"JeSD89A","author":"JEDEC Solid State Technology Association 2006.","unstructured":"JEDEC Solid State Technology Association 2006. Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices , JeSD89A . JEDEC Solid State Technology Association . JEDEC Solid State Technology Association 2006. Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices, JeSD89A. JEDEC Solid State Technology Association."},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the International Test Conference (ITC). 1\u201310","author":"Jeon H.","unstructured":"H. Jeon , G.H. Loh , and M. Annavaram . 2014. Efficient RAS Support for Die-stacked DRAM . In Proceedings of the International Test Conference (ITC). 1\u201310 . H. Jeon, G.H. Loh, and M. Annavaram. 2014. Efficient RAS Support for Die-stacked DRAM. In Proceedings of the International Test Conference (ITC). 1\u201310."},{"key":"e_1_3_2_1_34_1","unstructured":"Zhe Jia Marco Maggioni Benjamin Staiger and Daniele\u00a0P Scarpazza. 2018. Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. arXiv preprint arXiv:1804.06826(2018). Zhe Jia Marco Maggioni Benjamin Staiger and Daniele\u00a0P Scarpazza. 2018. Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. arXiv preprint arXiv:1804.06826(2018)."},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 555\u2013567","author":"Jian X.","unstructured":"X. Jian , V. Sridharan , and R. Kumar . 2016. Parity Helix: Efficient Protection for Single-Dimensional Faults in Multi-Dimensional Memory Systems . In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 555\u2013567 . X. Jian, V. Sridharan, and R. Kumar. 2016. Parity Helix: Efficient Protection for Single-Dimensional Faults in Multi-Dimensional Memory Systems. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 555\u2013567."},{"key":"e_1_3_2_1_36_1","volume-title":"JESD235","author":"Joint Electron Device Engineering Council 2013.","unstructured":"Joint Electron Device Engineering Council 2013. High Bandwidth Memory (HBM) DRAM , JESD235 . Joint Electron Device Engineering Council . Joint Electron Device Engineering Council 2013. High Bandwidth Memory (HBM) DRAM, JESD235. Joint Electron Device Engineering Council."},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings of the International Memory Workshop (IMW). 1\u20134.","author":"Jun H.","unstructured":"H. Jun , J. Cho , K. Lee , H. Son , K. Kim , H. Jin , and K. Kim . 2017. HBM (High Bandwidth Memory) DRAM Technology and Architecture . In Proceedings of the International Memory Workshop (IMW). 1\u20134. H. Jun, J. Cho, K. Lee, H. Son, K. Kim, H. Jin, and K. Kim. 2017. HBM (High Bandwidth Memory) DRAM Technology and Architecture. In Proceedings of the International Memory Workshop (IMW). 1\u20134."},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the International Conference on Dependable Systems and Networks (DSN). 390\u2013399","author":"Katayama Y.","unstructured":"Y. Katayama and S. Morioka . 2000. One-Shot Reed-Solomon Decoding for High-Performance Dependable Systems . In Proceedings of the International Conference on Dependable Systems and Networks (DSN). 390\u2013399 . Y. Katayama and S. Morioka. 2000. One-Shot Reed-Solomon Decoding for High-Performance Dependable Systems. In Proceedings of the International Conference on Dependable Systems and Networks (DSN). 390\u2013399."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"e_1_3_2_1_41_1","unstructured":"Ronny Krashinsky Olivier Giroux Stephen Jones Nick Stam and Sridhar Ramaswamy. 2020. NVIDIA Ampere Architecture In-Depth. https:\/\/developer.nvidia.com\/blog\/nvidia-ampere-architecture-in-depth\/. Ronny Krashinsky Olivier Giroux Stephen Jones Nick Stam and Sridhar Ramaswamy. 2020. NVIDIA Ampere Architecture In-Depth. https:\/\/developer.nvidia.com\/blog\/nvidia-ampere-architecture-in-depth\/."},{"key":"e_1_3_2_1_42_1","first-page":"1","article-title":"Lessons Learned from Memory Errors Observed over the Lifetime of Cielo. In Proceedings of the International Conference on High Performance Computing","volume":"43","author":"Levy Scott","year":"2018","unstructured":"Scott Levy , Kurt\u00a0 B. Ferreira , Nathan DeBardeleben , Taniya Siddiqua , Vilas Sridharan , and Elisabeth Baseman . 2018 . Lessons Learned from Memory Errors Observed over the Lifetime of Cielo. In Proceedings of the International Conference on High Performance Computing , Networking, Storage and Analysis (SC). 43 : 1 \u2013 43 :12. Scott Levy, Kurt\u00a0B. Ferreira, Nathan DeBardeleben, Taniya Siddiqua, Vilas Sridharan, and Elisabeth Baseman. 2018. Lessons Learned from Memory Errors Observed over the Lifetime of Cielo. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC). 43:1\u201343:12.","journal-title":"Networking, Storage and Analysis (SC)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2392851"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2645918"},{"key":"e_1_3_2_1_45_1","volume-title":"Error Control Coding","author":"Lin Shu","unstructured":"Shu Lin and Daniel\u00a0 J Costello . 2004. Error Control Coding ( second ed.). Prentice Hall . Shu Lin and Daniel\u00a0J Costello. 2004. Error Control Coding(second ed.). Prentice Hall."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2823786"},{"key":"e_1_3_2_1_47_1","volume-title":"The Theory of Error Correcting Codes. Vol.\u00a016","author":"MacWilliams Florence\u00a0Jessie","unstructured":"Florence\u00a0Jessie MacWilliams and Neil James\u00a0Alexander Sloane . 1977. The Theory of Error Correcting Codes. Vol.\u00a016 . Elsevier . Florence\u00a0Jessie MacWilliams and Neil James\u00a0Alexander Sloane. 1977. The Theory of Error Correcting Codes. Vol.\u00a016. Elsevier."},{"key":"e_1_3_2_1_48_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD). 361\u2013368","author":"Mappouras Georgios","year":"2017","unstructured":"Georgios Mappouras , Alireza Vahid , Robert Calderbank , Derek\u00a0 R Hower , and Daniel\u00a0 J Sorin . 2017 . Jenga: Comprehensive Fault Tolerance for Stacked DRAM . In Proceedings of the International Conference on Computer Design (ICCD). 361\u2013368 . Georgios Mappouras, Alireza Vahid, Robert Calderbank, Derek\u00a0R Hower, and Daniel\u00a0J Sorin. 2017. Jenga: Comprehensive Fault Tolerance for Stacked DRAM. In Proceedings of the International Conference on Computer Design (ICCD). 361\u2013368."},{"key":"e_1_3_2_1_49_1","article-title":"Citadel: Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures","volume":"12","author":"Nair J.","year":"2016","unstructured":"Prashant\u00a0 J. Nair , David\u00a0 A. Roberts , and Moinuddin\u00a0 K. Qureshi . 2016 . Citadel: Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures . ACM Transactions on Architecture and Code Optimization (TACO) 12 , 4(2016), 49:1\u201349:24. Prashant\u00a0J. Nair, David\u00a0A. Roberts, and Moinuddin\u00a0K. Qureshi. 2016. Citadel: Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures. ACM Transactions on Architecture and Code Optimization (TACO) 12, 4(2016), 49:1\u201349:24.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446091"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220735"},{"key":"e_1_3_2_1_52_1","unstructured":"NVIDIA. 2016. NVIDIA Tesla P100\u2014The Most Advanced Data Center Accelerator Ever Built Featuring Pascal GP100 the World\u2019s Fastest GPU. http:\/\/www.nvidia.com\/object\/pascal-architecture-whitepaper.html. NVIDIA. 2016. NVIDIA Tesla P100\u2014The Most Advanced Data Center Accelerator Ever Built Featuring Pascal GP100 the World\u2019s Fastest GPU. http:\/\/www.nvidia.com\/object\/pascal-architecture-whitepaper.html."},{"key":"e_1_3_2_1_53_1","unstructured":"NVIDIA. 2020. NVIDIA A100 Tensor Core GPU Architecture: Unprecedented Acceleration at Every Scale. https:\/\/www.nvidia.com\/content\/dam\/en-zz\/Solutions\/Data-Center\/nvidia-ampere-architecture-whitepaper.pdf. NVIDIA. 2020. NVIDIA A100 Tensor Core GPU Architecture: Unprecedented Acceleration at Every Scale. https:\/\/www.nvidia.com\/content\/dam\/en-zz\/Solutions\/Data-Center\/nvidia-ampere-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126960"},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the International Reliability Physics Symposium (IRPS). SE\u20133.1\u2013SE\u20133.6.","author":"Park M.","unstructured":"M. Park , S. Jeon , G. Bak , C. Lim , S. Baeg , S. Wen , R. Wong , and N. Yu . 2017. Soft Error Study on DDR4 SDRAMs Using a 480 MeV Proton Beam . In Proceedings of the International Reliability Physics Symposium (IRPS). SE\u20133.1\u2013SE\u20133.6. M. Park, S. Jeon, G. Bak, C. Lim, S. Baeg, S. Wen, R. Wong, and N. Yu. 2017. Soft Error Study on DDR4 SDRAMs Using a 480 MeV Proton Beam. In Proceedings of the International Reliability Physics Symposium (IRPS). SE\u20133.1\u2013SE\u20133.6."},{"key":"e_1_3_2_1_56_1","volume-title":"Proceedings of the Symposium on High Performance Chips (HOTCHIPS).","author":"Ramalingam Suresh","year":"2026","unstructured":"Suresh Ramalingam . 2026 . HBM Package Integration: Technology Trends, Challenges and Applications . In Proceedings of the Symposium on High Performance Chips (HOTCHIPS). Suresh Ramalingam. 2026. HBM Package Integration: Technology Trends, Challenges and Applications. In Proceedings of the Symposium on High Performance Chips (HOTCHIPS)."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540717"},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS). 1\u20135.","author":"Rodriguez A.","unstructured":"A. Rodriguez , F. Wrobel , A. Michez , A. Touboul , F. Bezerra , R. Ecoffet , E. Lorf\u00e8vre , and F. Saign\u00e9 . 2016. TCAD Simulations of Leakage Currents Induced by SDRAM Single-Event Cell Degradation . In Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS). 1\u20135. A. Rodriguez, F. Wrobel, A. Michez, A. Touboul, F. Bezerra, R. Ecoffet, E. Lorf\u00e8vre, and F. Saign\u00e9. 2016. TCAD Simulations of Leakage Currents Induced by SDRAM Single-Event Cell Degradation. In Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS). 1\u20135."},{"key":"e_1_3_2_1_59_1","volume-title":"Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS). 1\u20134.","author":"Rodriguez A.","unstructured":"A. Rodriguez , F. Wrobel , A. Samaras , F. Bezerra , B. Vandevelde , R. Ecoffet , A. Touboul , N. Chatry , L. Dilillo , and F. Saigne . 2015. Proton-Induced SDRAM Cell Degradation . In Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS). 1\u20134. A. Rodriguez, F. Wrobel, A. Samaras, F. Bezerra, B. Vandevelde, R. Ecoffet, A. Touboul, N. Chatry, L. Dilillo, and F. Saigne. 2015. Proton-Induced SDRAM Cell Degradation. In Proceedings of the European Conference on Radiation and Its Effects on Components and Systems (RADECS). 1\u20134."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2011.5754515"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342014522573"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"e_1_3_2_1_65_1","unstructured":"Synopsys Inc.2019. Design Compiler P-2019.03. Synopsys Inc.2019. Design Compiler P-2019.03."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807666"},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 331\u2013342","author":"Tiwari D.","unstructured":"D. Tiwari , S. Gupta , J. Rogers , D. Maxwell , P. Rech , S. Vazhkudai , D. Oliveira , D. Londo , N. DeBardeleben , P. Navaux , L. Carro , and A. Bland . 2015. Understanding GPU Errors on Large-Scale HPC Systems and the Implications for System Design and Operation . In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 331\u2013342 . D. Tiwari, S. Gupta, J. Rogers, D. Maxwell, P. Rech, S. Vazhkudai, D. Oliveira, D. Londo, N. DeBardeleben, P. Navaux, L. Carro, and A. Bland. 2015. Understanding GPU Errors on Large-Scale HPC Systems and the Implications for System Design and Operation. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 331\u2013342."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/NSREC.2017.8115431"},{"key":"e_1_3_2_1_69_1","volume-title":"https:\/\/en.wikipedia.org\/wiki\/Random-access_memory#DRAM. [Online","author":"Memory Random-Access","year":"2020","unstructured":"Wikipedia. 2020. Random-Access Memory . https:\/\/en.wikipedia.org\/wiki\/Random-access_memory#DRAM. [Online ; accessed 24- November - 2020 ]. Wikipedia. 2020. Random-Access Memory. https:\/\/en.wikipedia.org\/wiki\/Random-access_memory#DRAM. [Online; accessed 24-November-2020]."},{"key":"e_1_3_2_1_70_1","volume-title":"Proceedings of the IEEE Symposium on Computer Arithmetic. 158\u2013167","author":"Zimmermann R.","year":"1999","unstructured":"R. Zimmermann . 1999 . Efficient VLSI Implementation of Modulo (2n \u00b1 1) Addition and Multiplication . In Proceedings of the IEEE Symposium on Computer Arithmetic. 158\u2013167 . R. Zimmermann. 1999. Efficient VLSI Implementation of Modulo (2n \u00b1 1) Addition and Multiplication. In Proceedings of the IEEE Symposium on Computer Arithmetic. 158\u2013167."},{"key":"e_1_3_2_1_71_1","volume-title":"Proceedings of the International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA). 1\u20135.","author":"Zulkifli M.","unstructured":"S.\u00a0 M. Zulkifli , B. Zee , W. Qiu , and A. Gu . 2017. High-Res 3D X-ray Microscopy for Non-Destructive Failure Analysis of Chip-to-Chip Micro-Bump Interconnects in Stacked Die Packages . In Proceedings of the International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA). 1\u20135. S.\u00a0M. Zulkifli, B. Zee, W. Qiu, and A. Gu. 2017. High-Res 3D X-ray Microscopy for Non-Destructive Failure Analysis of Chip-to-Chip Micro-Bump Interconnects in Stacked Die Packages. In Proceedings of the International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA). 1\u20135."}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480111","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:56Z","timestamp":1750191536000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480111"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":71,"alternative-id":["10.1145\/3466752.3480111","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480111","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}