{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:47:55Z","timestamp":1773193675301,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2011145"],"award-info":[{"award-number":["2011145"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480115","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"380-391","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Criticality Driven Fetch"],"prefix":"10.1145","author":[{"given":"Aniket","family":"Deshmukh","sequence":"first","affiliation":[{"name":"UT Austin, United States of America"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[{"name":"UT Austin, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2021. Scarab. https:\/\/github.com\/hpsresearchgroup\/scarab.  2021. Scarab. https:\/\/github.com\/hpsresearchgroup\/scarab."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.39"},{"key":"e_1_3_2_1_3_1","volume-title":"36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10","author":"Akkary H.","year":"2003","unstructured":"H. Akkary , R. Rajwar , and S.T. Srinivasan . 2003. Checkpoint processing and recovery: towards scalable large instruction window processors . In 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10 .1109\/MICRO. 2003 .1253246 10.1109\/MICRO.2003.1253246 H. Akkary, R. Rajwar, and S.T. Srinivasan. 2003. Checkpoint processing and recovery: towards scalable large instruction window processors. In 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10.1109\/MICRO.2003.1253246"},{"key":"e_1_3_2_1_4_1","volume-title":"28th Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10","author":"Balasubramonian R.","year":"2001","unstructured":"R. Balasubramonian , S. Dwarkadas , and D.H. Albonesi . 2001. Dynamically allocating processor resources between nearby and distant ILP . In 28th Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10 .1109\/ISCA. 2001 .937428 10.1109\/ISCA.2001.937428 R. Balasubramonian, S. Dwarkadas, and D.H. Albonesi. 2001. Dynamically allocating processor resources between nearby and distant ILP. In 28th Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10.1109\/ISCA.2001.937428"},{"key":"e_1_3_2_1_5_1","volume-title":"42nd Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10","author":"Carlson E.","unstructured":"T.\u00a0 E. Carlson , W. Heirman , O. Allam , S. Kaxiras , and L. Eeckhout . 2015. The Load Slice Core microarchitecture . In 42nd Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10 .1145\/2749469.2750407 10.1145\/2749469.2750407 T.\u00a0E. Carlson, W. Heirman, O. Allam, S. Kaxiras, and L. Eeckhout. 2015. The Load Slice Core microarchitecture. In 42nd Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10.1145\/2749469.2750407"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300995"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771800"},{"key":"e_1_3_2_1_8_1","volume-title":"Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In 49th International Symposium on Microarchitecture (MICRO).","author":"Hashemi Milad","year":"2016","unstructured":"Milad Hashemi , Onur Mutlu , and Yale\u00a0 N. Patt . 2016 . Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In 49th International Symposium on Microarchitecture (MICRO). Milad Hashemi, Onur Mutlu, and Yale\u00a0N. Patt. 2016. Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In 49th International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830812"},{"key":"e_1_3_2_1_10_1","volume-title":"38th International Symposium on Microarchitecture (MICRO\u201905)","author":"Lu Jiwei","year":"2005","unstructured":"Jiwei Lu , A. Das , Wei-Chung Hsu , Khoa Nguyen , and S.\u00a0 G. Abraham . 2005 . Dynamic helper threaded prefetching on the Sun UltraSPARC\/spl reg\/ CMP processor . In 38th International Symposium on Microarchitecture (MICRO\u201905) . https:\/\/doi.org\/10.1109\/MICRO.2005.18 10.1109\/MICRO.2005.18 Jiwei Lu, A. Das, Wei-Chung Hsu, Khoa Nguyen, and S.\u00a0G. Abraham. 2005. Dynamic helper threaded prefetching on the Sun UltraSPARC\/spl reg\/ CMP processor. In 38th International Symposium on Microarchitecture (MICRO\u201905). https:\/\/doi.org\/10.1109\/MICRO.2005.18"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_12_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy (SP). https:\/\/doi.org\/10","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher , Jann Horn , Anders Fogh , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Hamburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwarz , and Yuval Yarom . 2019 . Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy (SP). https:\/\/doi.org\/10 .1109\/SP.2019.00002 10.1109\/SP.2019.00002 Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy (SP). https:\/\/doi.org\/10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_13_1","volume-title":"Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. In ASPLOS \u201919. 14. https:\/\/doi.org\/10.1145\/3297858.3304052","author":"Kondguli Sushant","year":"2019","unstructured":"Sushant Kondguli and Michael Huang . 2019 . Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. In ASPLOS \u201919. 14. https:\/\/doi.org\/10.1145\/3297858.3304052 10.1145\/3297858.3304052 Sushant Kondguli and Michael Huang. 2019. Bootstrapping: Using SMT Hardware to Improve Single-Thread Performance. In ASPLOS \u201919. 14. https:\/\/doi.org\/10.1145\/3297858.3304052"},{"key":"e_1_3_2_1_14_1","volume-title":"Freeway: Maximizing MLP for Slice-Out-of-Order Execution. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). https:\/\/doi.org\/10","author":"Kumar R.","year":"2019","unstructured":"R. Kumar , M. Alipour , and D. Black-Schaffer . 2019 . Freeway: Maximizing MLP for Slice-Out-of-Order Execution. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). https:\/\/doi.org\/10 .1109\/HPCA. 2019 .00009 10.1109\/HPCA.2019.00009 R. Kumar, M. Alipour, and D. Black-Schaffer. 2019. Freeway: Maximizing MLP for Slice-Out-of-Order Execution. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). https:\/\/doi.org\/10.1109\/HPCA.2019.00009"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_16_1","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In 27th USENIX Security Symposium (USENIX Security 18) . Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In 27th USENIX Security Symposium (USENIX Security 18)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555813"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"e_1_3_2_1_20_1","volume-title":"Precise Runahead Execution. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). https:\/\/doi.org\/10","author":"Naithani A.","year":"2020","unstructured":"A. Naithani , J. Feliu , A. Adileh , and L. Eeckhout . 2020 . Precise Runahead Execution. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). https:\/\/doi.org\/10 .1109\/HPCA47549. 2020 .00040 10.1109\/HPCA47549.2020.00040 A. Naithani, J. Feliu, A. Adileh, and L. Eeckhout. 2020. Precise Runahead Execution. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). https:\/\/doi.org\/10.1109\/HPCA47549.2020.00040"},{"key":"e_1_3_2_1_21_1","volume-title":"Static Identification of Delinquent Loads. In International Symposium on Code Generation and Optimization (CGO)(CGO \u201904)","author":"Panait Vlad-Mihai","year":"2004","unstructured":"Vlad-Mihai Panait , Amit Sasturkar , and Weng-Fai Wong . 2004 . Static Identification of Delinquent Loads. In International Symposium on Code Generation and Optimization (CGO)(CGO \u201904) . USA. Vlad-Mihai Panait, Amit Sasturkar, and Weng-Fai Wong. 2004. Static Identification of Delinquent Loads. In International Symposium on Code Generation and Optimization (CGO)(CGO \u201904). USA."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"e_1_3_2_1_24_1","volume-title":"2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10","author":"Sembrant A.","unstructured":"A. Sembrant , T. Carlson , E. Hagersten , D. Black-Shaffer , A. Perais , A. Seznec , and P. Michaud . 2015. Long term parking (LTP): Criticality-aware resource allocation in OOO processors . In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10 .1145\/2830772.2830815 10.1145\/2830772.2830815 A. Sembrant, T. Carlson, E. Hagersten, D. Black-Shaffer, A. Perais, A. Seznec, and P. Michaud. 2015. Long term parking (LTP): Criticality-aware resource allocation in OOO processors. In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10.1145\/2830772.2830815"},{"key":"#cr-split#-e_1_3_2_1_25_1.1","doi-asserted-by":"crossref","unstructured":"A. Seznec. 2014. TAGE-SC-L Branch Predictors. In JILP - Championship Branch Prediction. https:\/\/doi.org\/10.1145\/3192366.3192393 10.1145\/3192366.3192393","DOI":"10.1145\/3192366.3192393"},{"key":"#cr-split#-e_1_3_2_1_25_1.2","doi-asserted-by":"crossref","unstructured":"A. Seznec. 2014. TAGE-SC-L Branch Predictors. In JILP - Championship Branch Prediction. https:\/\/doi.org\/10.1145\/3192366.3192393","DOI":"10.1145\/3192366.3192393"},{"key":"e_1_3_2_1_26_1","volume-title":"Automatically Characterizing Large Scale Program Behavior. In 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). https:\/\/doi.org\/10","author":"Sherwood Timothy","year":"2002","unstructured":"Timothy Sherwood , Erez Perelman , Greg Hamerly , and Brad Calder . 2002 . Automatically Characterizing Large Scale Program Behavior. In 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). https:\/\/doi.org\/10 .1145\/605397.605403 10.1145\/605397.605403 Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder. 2002. Automatically Characterizing Large Scale Program Behavior. In 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). https:\/\/doi.org\/10.1145\/605397.605403"},{"key":"e_1_3_2_1_27_1","volume-title":"Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading. In 43rd Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10","author":"Sleiman M.","year":"2016","unstructured":"F.\u00a0 M. Sleiman and T.\u00a0 F. Wenisch . 2016 . Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading. In 43rd Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10 .1109\/ISCA.2016.45 10.1109\/ISCA.2016.45 F.\u00a0M. Sleiman and T.\u00a0F. Wenisch. 2016. Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading. In 43rd Annual International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10.1109\/ISCA.2016.45"},{"key":"#cr-split#-e_1_3_2_1_28_1.1","doi-asserted-by":"crossref","unstructured":"S.T. Srinivasan R. Rajwar H. Akkary A. Gandhi and M. Upton. 2004. Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance. IEEE Micro (2004). https:\/\/doi.org\/10.1109\/MM.2004.71 10.1109\/MM.2004.71","DOI":"10.1145\/1024393.1024407"},{"key":"#cr-split#-e_1_3_2_1_28_1.2","doi-asserted-by":"crossref","unstructured":"S.T. Srinivasan R. Rajwar H. Akkary A. Gandhi and M. Upton. 2004. Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance. IEEE Micro (2004). https:\/\/doi.org\/10.1109\/MM.2004.71","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_29_1","volume-title":"Slipstream Processors Revisited: Exploiting Branch Sets. In 47th International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10","author":"Srinivasan V.","year":"2020","unstructured":"V. Srinivasan , R.\u00a0B.\u00a0 R. Chowdhury , and E. Rotenberg . 2020 . Slipstream Processors Revisited: Exploiting Branch Sets. In 47th International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10 .1109\/ISCA45697. 2020 .00020 10.1109\/ISCA45697.2020.00020 V. Srinivasan, R.\u00a0B.\u00a0R. Chowdhury, and E. Rotenberg. 2020. Slipstream Processors Revisited: Exploiting Branch Sets. In 47th International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10.1109\/ISCA45697.2020.00020"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863738"},{"key":"e_1_3_2_1_31_1","volume-title":"SWOOP: Software-Hardware Co-Design for Non-Speculative, Execute-Ahead, in-Order Cores. In PLDI. https:\/\/doi.org\/10.1145\/3192366.3192393","author":"Tran Kim-Anh","year":"2018","unstructured":"Kim-Anh Tran , Alexandra Jimborean , Trevor\u00a0 E. Carlson , Konstantinos Koukos , Magnus Sj\u00e4lander , and Stefanos Kaxiras . 2018 . SWOOP: Software-Hardware Co-Design for Non-Speculative, Execute-Ahead, in-Order Cores. In PLDI. https:\/\/doi.org\/10.1145\/3192366.3192393 10.1145\/3192366.3192393 Kim-Anh Tran, Alexandra Jimborean, Trevor\u00a0E. Carlson, Konstantinos Koukos, Magnus Sj\u00e4lander, and Stefanos Kaxiras. 2018. SWOOP: Software-Hardware Co-Design for Non-Speculative, Execute-Ahead, in-Order Cores. In PLDI. https:\/\/doi.org\/10.1145\/3192366.3192393"},{"key":"e_1_3_2_1_32_1","volume-title":"InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10","author":"Yan Mengjia","year":"2018","unstructured":"Mengjia Yan , Jiho Choi , Dimitrios Skarlatos , Adam Morrison , Christopher Fletcher , and Josep Torrellas . 2018 . InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10 .1109\/MICRO.2018.00042 10.1109\/MICRO.2018.00042 Mengjia Yan, Jiho Choi, Dimitrios Skarlatos, Adam Morrison, Christopher Fletcher, and Josep Torrellas. 2018. InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). https:\/\/doi.org\/10.1109\/MICRO.2018.00042"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"e_1_3_2_1_34_1","volume-title":"28th International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10","author":"Zilles C.","year":"2001","unstructured":"C. Zilles and G. Sohi . 2001. Execution-based prediction using speculative slices . In 28th International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10 .1109\/ISCA. 2001 .937426 10.1109\/ISCA.2001.937426 C. Zilles and G. Sohi. 2001. Execution-based prediction using speculative slices. In 28th International Symposium on Computer Architecture (ISCA). https:\/\/doi.org\/10.1109\/ISCA.2001.937426"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480115","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480115","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480115","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:57Z","timestamp":1750191537000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":36,"alternative-id":["10.1145\/3466752.3480115","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480115","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}