{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:40:06Z","timestamp":1750192806227,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1823517"],"award-info":[{"award-number":["1823517"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480119","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"1270-1281","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Post-Fabrication Microarchitecture"],"prefix":"10.1145","author":[{"given":"Chanchal","family":"Kumar","sequence":"first","affiliation":[{"name":"North Carolina State University, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anirudh","family":"Seshadri","sequence":"additional","affiliation":[{"name":"North Carolina State University, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aayush","family":"Chaudhary","sequence":"additional","affiliation":[{"name":"North Carolina State University, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubham","family":"Bhawalkar","sequence":"additional","affiliation":[{"name":"North Carolina State University, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rohit","family":"Singh","sequence":"additional","affiliation":[{"name":"North Carolina State University, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[{"name":"North Carolina State University, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1787275.1787321"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/2.204677"},{"unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP Benchmark Suite. arxiv:1508.03619  Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP Benchmark Suite. arxiv:1508.03619","key":"e_1_3_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_1_5_1","volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit","author":"Coussy Philippe","unstructured":"Philippe Coussy and Adam Morawiec . 2010. High-Level Synthesis: From Algorithm to Digital Circuit ( 1 st ed.). Springer Publishing Company, Inc orporated. Philippe Coussy and Adam Morawiec. 2010. High-Level Synthesis: From Algorithm to Digital Circuit (1st ed.). Springer Publishing Company, Incorporated.","edition":"1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/MICRO.2008.4771800"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/ISCA.1999.765937"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/HPCA.2011.5749755"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2155620.2155623"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 12\u201321","author":"R.","year":"1997","unstructured":"John\u00a0 R. Hauser and John Wawrzynek. 1997. Garp: A MIPS Processor with a Reconfigurable Coprocessor . In Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 12\u201321 . https:\/\/doi.org\/10.1109\/FPGA. 1997 .624600 10.1109\/FPGA.1997.624600 John\u00a0R. Hauser and John Wawrzynek. 1997. Garp: A MIPS Processor with a Reconfigurable Coprocessor. In Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 12\u201321. https:\/\/doi.org\/10.1109\/FPGA.1997.624600"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/LCA.2020.2978841"},{"unstructured":"Jure Leskovec and Andrej Krevl. 2014. SNAP Datasets: Stanford Large Network Dataset Collection. http:\/\/snap.stanford.edu\/data.  Jure Leskovec and Andrej Krevl. 2014. SNAP Datasets: Stanford Large Network Dataset Collection. http:\/\/snap.stanford.edu\/data.","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/360128.360155"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/192724.192749"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/HPCA.2001.903250"},{"key":"e_1_3_2_1_17_1","volume-title":"TAGE-SC-L Branch Predictors Again. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)","author":"Seznec Andr\u00e9","year":"2016","unstructured":"Andr\u00e9 Seznec . 2016 . TAGE-SC-L Branch Predictors Again. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5) . Seoul, South Korea. https:\/\/hal.inria.fr\/hal-01354253 Andr\u00e9 Seznec. 2016. TAGE-SC-L Branch Predictors Again. In 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5). Seoul, South Korea. https:\/\/hal.inria.fr\/hal-01354253"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/605397.605403"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2830772.2830793"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/ISCA45697.2020.00020"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/MM.2011.14"},{"key":"e_1_3_2_1_23_1","volume-title":"Shared Reconfigurable Architectures for CMPs. In 2008 International Conference on Field Programmable Logic and Applications. 299\u2013304","author":"Watkins A.","year":"2008","unstructured":"Matthew\u00a0 A. Watkins , Mark\u00a0 J. Cianchetti , and David\u00a0 H. Albonesi . 2008 . Shared Reconfigurable Architectures for CMPs. In 2008 International Conference on Field Programmable Logic and Applications. 299\u2013304 . https:\/\/doi.org\/10.1109\/FPL.2008.4629948 10.1109\/FPL.2008.4629948 Matthew\u00a0A. Watkins, Mark\u00a0J. Cianchetti, and David\u00a0H. Albonesi. 2008. Shared Reconfigurable Architectures for CMPs. In 2008 International Conference on Field Programmable Logic and Applications. 299\u2013304. https:\/\/doi.org\/10.1109\/FPL.2008.4629948"},{"key":"e_1_3_2_1_24_1","volume-title":"OneChip: An FPGA Processor With Reconfigurable Logic. In 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines. 126\u2013135","author":"D.","year":"1996","unstructured":"Ralph\u00a0 D. Wittig and Paul Chow. 1996 . OneChip: An FPGA Processor With Reconfigurable Logic. In 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines. 126\u2013135 . https:\/\/doi.org\/10.1109\/FPGA. 1996 .564773 10.1109\/FPGA.1996.564773 Ralph\u00a0D. Wittig and Paul Chow. 1996. OneChip: An FPGA Processor With Reconfigurable Logic. In 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines. 126\u2013135. https:\/\/doi.org\/10.1109\/FPGA.1996.564773"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/339647.339687"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/379240.379246"}],"event":{"sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"acronym":"MICRO '21","name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece"},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480119","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480119","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480119","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:57Z","timestamp":1750191537000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480119"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":25,"alternative-id":["10.1145\/3466752.3480119","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480119","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}