{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:35:31Z","timestamp":1780356931718,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":90,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Intel Corporation"},{"name":"NSF","award":["1823559, 2011168, 2010810"],"award-info":[{"award-number":["1823559, 2011168, 2010810"]}]},{"name":"Applications Driving Architectures (ADA) Research Center, a JUMP Center co-sponsored by SRC and DARPA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480124","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"816-829","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Twig: Profile-Guided BTB Prefetching for Data Center Applications"],"prefix":"10.1145","author":[{"given":"Tanvir Ahmed","family":"Khan","sequence":"first","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nathan","family":"Brown","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akshitha","family":"Sriraman","sequence":"additional","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niranjan K","family":"Soundararajan","sequence":"additional","affiliation":[{"name":"Intel Labs, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology (NTNU), Norway"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joseph","family":"Devietti","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Labs, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gilles A","family":"Pokam","sequence":"additional","affiliation":[{"name":"Intel, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Heiner","family":"Litz","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. Adding Processor Trace support to Linux. https:\/\/lwn.net\/Articles\/648154\/.  [n. d.]. Adding Processor Trace support to Linux. https:\/\/lwn.net\/Articles\/648154\/."},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. Apache Cassandra. http:\/\/cassandra.apache.org\/.  [n. d.]. Apache Cassandra. http:\/\/cassandra.apache.org\/."},{"key":"e_1_3_2_1_3_1","unstructured":"[n. d.]. Apache kafka. https:\/\/kafka.apache.org\/powered-by.  [n. d.]. Apache kafka. https:\/\/kafka.apache.org\/powered-by."},{"key":"e_1_3_2_1_4_1","unstructured":"[n. d.]. Apache Tomcat. https:\/\/tomcat.apache.org\/.  [n. d.]. Apache Tomcat. https:\/\/tomcat.apache.org\/."},{"key":"e_1_3_2_1_5_1","unstructured":"[n. d.]. An Introduction to Last Branch Records. https:\/\/lwn.net\/Articles\/680985\/.  [n. d.]. An Introduction to Last Branch Records. https:\/\/lwn.net\/Articles\/680985\/."},{"key":"e_1_3_2_1_6_1","unstructured":"[n. d.]. Scarab. https:\/\/github.com\/hpsresearchgroup\/scarab.  [n. d.]. Scarab. https:\/\/github.com\/hpsresearchgroup\/scarab."},{"key":"e_1_3_2_1_7_1","unstructured":"[n. d.]. Twitter Finagle. https:\/\/twitter.github.io\/finagle\/.  [n. d.]. Twitter Finagle. https:\/\/twitter.github.io\/finagle\/."},{"key":"e_1_3_2_1_8_1","unstructured":"[n. d.]. Verilator. https:\/\/www.veripool.org\/wiki\/verilator.  [n. d.]. Verilator. https:\/\/www.veripool.org\/wiki\/verilator."},{"key":"e_1_3_2_1_9_1","volume-title":"facebookarchive\/oss-performance: Scripts for benchmarking various php implementations when running open source software. https:\/\/github.com\/facebookarchive\/oss-performance. (Online","year":"2019","unstructured":"2019. facebookarchive\/oss-performance: Scripts for benchmarking various php implementations when running open source software. https:\/\/github.com\/facebookarchive\/oss-performance. (Online ; last accessed 15- November - 2019 ). 2019. facebookarchive\/oss-performance: Scripts for benchmarking various php implementations when running open source software. https:\/\/github.com\/facebookarchive\/oss-performance. (Online; last accessed 15-November-2019)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660199"},{"key":"e_1_3_2_1_11_1","volume-title":"MANA: Microarchitecting an instruction prefetcher. The First Instruction Prefetching Championship","author":"Ansari Ali","year":"2020","unstructured":"Ali Ansari , Fatemeh Golshan , Pejman Lotfi-Kamran , and Hamid Sarbazi-Azad . 2020 . MANA: Microarchitecting an instruction prefetcher. The First Instruction Prefetching Championship (2020). Ali Ansari, Fatemeh Golshan, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2020. MANA: Microarchitecting an instruction prefetcher. The First Instruction Prefetching Championship (2020)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00017"},{"key":"e_1_3_2_1_13_1","volume-title":"BTB-X: A Storage-Effective BTB Organization","author":"Asheim Truls","year":"2021","unstructured":"Truls Asheim , Boris Grot , and Rakesh Kumar . 2021. BTB-X: A Storage-Effective BTB Organization . IEEE Computer Architecture Letters( 2021 ). Truls Asheim, Boris Grot, and Rakesh Kumar. 2021. BTB-X: A Storage-Effective BTB Organization. IEEE Computer Architecture Letters(2021)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00061"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522308"},{"key":"e_1_3_2_1_19_1","volume-title":"International Workshop on AI-assisted Design for Architecture (AIDArc), held in conjunction with ISCA.","author":"Braun Peter","year":"2019","unstructured":"Peter Braun and Heiner Litz . 2019 . Understanding memory access patterns for prefetching . In International Workshop on AI-assisted Design for Architecture (AIDArc), held in conjunction with ISCA. Peter Braun and Heiner Litz. 2019. Understanding memory access patterns for prefetching. In International Workshop on AI-assisted Design for Architecture (AIDArc), held in conjunction with ISCA."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508281"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.23"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Dehao Chen Tipp Moseley and David\u00a0Xinliang Li. 2016. AutoFDO: Automatic feedback-directed optimization for warehouse-scale applications. In CGO.  Dehao Chen Tipp Moseley and David\u00a0Xinliang Li. 2016. AutoFDO: Automatic feedback-directed optimization for warehouse-scale applications. In CGO.","DOI":"10.1145\/2854038.2854044"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566452"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.628399"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155638"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771774"},{"key":"e_1_3_2_1_27_1","unstructured":"Nathan Gober Gino Chacon Daniel Jim\u00e9nez and Paul\u00a0V Gratz. [n. d.]. The Temporal Ancestry Prefetcher. ([n. d.]).  Nathan Gober Gino Chacon Daniel Jim\u00e9nez and Paul\u00a0V Gratz. [n. d.]. The Temporal Ancestry Prefetcher. ([n. d.])."},{"key":"e_1_3_2_1_28_1","unstructured":"Daniel A Jim\u00e9nez Paul\u00a0V Gratz and Gino Chacon\u00a0Nathan Gober. [n. d.]. BARCa: Branch Agnostic Region Searching Algorithm. ([n. d.]).  Daniel A Jim\u00e9nez Paul\u00a0V Gratz and Gino Chacon\u00a0Nathan Gober. [n. d.]. BARCa: Branch Agnostic Region Searching Algorithm. ([n. d.])."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00015"},{"key":"e_1_3_2_1_30_1","unstructured":"Vishal Gupta Neelu\u00a0Shivprakash Kalani and Biswabandan Panda. [n. d.]. Run-Jump-Run: Bouquet of Instruction Pointer Jumpers for High Performance Instruction Prefetching. ([n. d.]).  Vishal Gupta Neelu\u00a0Shivprakash Kalani and Biswabandan Panda. [n. d.]. Run-Jump-Run: Bouquet of Instruction Pointer Jumpers for High Performance Instruction Prefetching. ([n. d.])."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012088469-8.50059-0"},{"key":"e_1_3_2_1_32_1","unstructured":"Milad Hashemi Kevin Swersky Jamie\u00a0A Smith Grant Ayers Heiner Litz Jichuan Chang Christos Kozyrakis and Parthasarathy Ranganathan. 2018. Learning memory access patterns. arXiv preprint arXiv:1803.02329(2018).  Milad Hashemi Kevin Swersky Jamie\u00a0A Smith Grant Ayers Heiner Litz Jichuan Chang Christos Kozyrakis and Parthasarathy Ranganathan. 2018. Learning memory access patterns. arXiv preprint arXiv:1803.02329(2018)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"e_1_3_2_1_34_1","unstructured":"Intel. 2021. Front-End Bound. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/documentation\/vtune-help\/top\/reference\/cpu-metrics-reference\/front-end-bound.html.  Intel. 2021. Front-End Bound. https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/documentation\/vtune-help\/top\/reference\/cpu-metrics-reference\/front-end-bound.html."},{"key":"e_1_3_2_1_35_1","volume-title":"Rebasing Instruction Prefetching: An Industry Perspective","author":"Ishii Yasuo","year":"2020","unstructured":"Yasuo Ishii , Jaekyu Lee , Krishnendra Nathella , and Dam Sunwoo . 2020. Rebasing Instruction Prefetching: An Industry Perspective . IEEE Computer Architecture Letters( 2020 ). Yasuo Ishii, Jaekyu Lee, Krishnendra Nathella, and Dam Sunwoo. 2020. Rebasing Instruction Prefetching: An Industry Perspective. IEEE Computer Architecture Letters(2020)."},{"key":"e_1_3_2_1_36_1","volume-title":"Re-establishing Fetch-Directed Instruction Prefetching: An Industry Perspective. IEEE International Symposium on Performance Analysis of Systems and Software","author":"Ishii Yasuo","year":"2021","unstructured":"Yasuo Ishii , Jaekyu Lee , Krishnendra Nathella , and Dam Sunwoo . 2021 . Re-establishing Fetch-Directed Instruction Prefetching: An Industry Perspective. IEEE International Symposium on Performance Analysis of Systems and Software (2021). Yasuo Ishii, Jaekyu Lee, Krishnendra Nathella, and Dam Sunwoo. 2021. Re-establishing Fetch-Directed Instruction Prefetching: An Industry Perspective. IEEE International Symposium on Performance Analysis of Systems and Software (2021)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360137"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540732"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830785"},{"key":"e_1_3_2_1_41_1","volume-title":"I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 146\u2013159","author":"Khan Tanvir\u00a0Ahmed","year":"2020","unstructured":"Tanvir\u00a0Ahmed Khan , Akshitha Sriraman , Joseph Devietti , Gilles Pokam , Heiner Litz , and Baris Kasikci . 2020 . I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 146\u2013159 . Tanvir\u00a0Ahmed Khan, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, and Baris Kasikci. 2020. I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 146\u2013159."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00063"},{"key":"e_1_3_2_1_43_1","volume-title":"Proceedings of the 2nd International Symposium of Low-Power and High-Speed Chips (COOL Chips II).","author":"Kobayashi Ryotaro","year":"1999","unstructured":"Ryotaro Kobayashi , Yuji Yamada , Hideki Ando , and Toshio Shimada . 1999 . A cost-effective branch target buffer with a two-level table organization . In Proceedings of the 2nd International Symposium of Low-Power and High-Speed Chips (COOL Chips II). Ryotaro Kobayashi, Yuji Yamada, Hideki Ando, and Toshio Shimada. 1999. A cost-effective branch target buffer with a two-level table organization. In Proceedings of the 2nd International Symposium of Low-Power and High-Speed Chips (COOL Chips II)."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540731"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173178"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.53"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772964"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_50_1","volume-title":"International Symposium on Microarchitecture.","author":"Luk Chi-Keung","year":"1998","unstructured":"Chi-Keung Luk and Todd\u00a0 C Mowry . 1998 . Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors . In International Symposium on Microarchitecture. Chi-Keung Luk and Todd\u00a0C Mowry. 1998. Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors. In International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_51_1","volume-title":"International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 15\u201326","author":"Luk C-K","year":"2004","unstructured":"C-K Luk , Robert Muth , Harish Patil , Robert Cohn , and Geoff Lowney . 2004 . Ispike: a post-link optimizer for the Intel\/spl reg\/Itanium\/spl reg\/architecture . In International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 15\u201326 . C-K Luk, Robert Muth, Harish Patil, Robert Cohn, and Geoff Lowney. 2004. Ispike: a post-link optimizer for the Intel\/spl reg\/Itanium\/spl reg\/architecture. In International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 15\u201326."},{"key":"e_1_3_2_1_52_1","volume-title":"PIPS: Prefetching Instructions with Probabilistic Scouts. In The 1st Instruction Prefetching Championship.","author":"Michaud Pierre","year":"2020","unstructured":"Pierre Michaud . 2020 . PIPS: Prefetching Instructions with Probabilistic Scouts. In The 1st Instruction Prefetching Championship. Pierre Michaud. 2020. PIPS: Prefetching Instructions with Probabilistic Scouts. In The 1st Instruction Prefetching Championship."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2986212"},{"key":"e_1_3_2_1_54_1","unstructured":"Tomoki Nakamura Toru Koizumi Yuya Degawa Hidetsugu Irie Shuichi Sakai and Ryota Shioya. [n. d.]. D-JOLT: Distant Jolt Prefetcher. ([n. d.]).  Tomoki Nakamura Toru Koizumi Yuya Degawa Hidetsugu Irie Shuichi Sakai and Ryota Shioya. [n. d.]. D-JOLT: Distant Jolt Prefetcher. ([n. d.])."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192374"},{"key":"e_1_3_2_1_56_1","volume-title":"2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 340\u2013350","author":"Ottoni Guilherme","unstructured":"Guilherme Ottoni and Bin Liu . [n. d.]. HHVM Jump-Start : Boosting Both Warmup and Steady-State Performance at Scale . In 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 340\u2013350 . Guilherme Ottoni and Bin Liu. [n. d.]. HHVM Jump-Start: Boosting Both Warmup and Steady-State Performance at Scale. In 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 340\u2013350."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863743"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/3314872.3314876"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3446804.3446843"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.33"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2972222"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.214687"},{"key":"e_1_3_2_1_63_1","unstructured":"Larry\u00a0L Peterson. 2001. Architectural and compiler support for effective instruction prefetching: a cooperative approach. ACM Transactions on Computer Systems(2001).  Larry\u00a0L Peterson. 2001. Architectural and compiler support for effective instruction prefetching: a cooperative approach. ACM Transactions on Computer Systems(2001)."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"crossref","unstructured":"Erez Petrank and Dror Rawitz. 2002. The Hardness of Cache Conscious Data Placement. In POPL.  Erez Petrank and Dror Rawitz. 2002. The Hardness of Cache Conscious Data Placement. In POPL.","DOI":"10.1145\/503272.503283"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93550"},{"key":"e_1_3_2_1_66_1","volume-title":"Renaissance: Benchmarking Suite for Parallel Applications on the JVM. In Programming Language Design and Implementation.","author":"Prokopec Aleksandar","year":"2019","unstructured":"Aleksandar Prokopec , Andrea Ros\u00e0 , David Leopoldseder , Gilles Duboscq , Petr T\u016fma , Martin Studener , Lubom\u00edr Bulej , Yudi Zheng , Alex Villaz\u00f3n , Doug Simon , Thomas W\u00fcrthinger , and Walter Binder . 2019 . Renaissance: Benchmarking Suite for Parallel Applications on the JVM. In Programming Language Design and Implementation. Aleksandar Prokopec, Andrea Ros\u00e0, David Leopoldseder, Gilles Duboscq, Petr T\u016fma, Martin Studener, Lubom\u00edr Bulej, Yudi Zheng, Alex Villaz\u00f3n, Doug Simon, Thomas W\u00fcrthinger, and Walter Binder. 2019. Renaissance: Benchmarking Suite for Parallel Applications on the JVM. In Programming Language Design and Implementation."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","unstructured":"Alex Ramirez Luiz\u00a0Andr\u00e9 Barroso Kourosh Gharachorloo Robert Cohn Josep Larriba-Pey P\u00a0Geoffrey Lowney and Mateo Valero. 2001. Code layout optimizations for transaction processing workloads. ACM SIGARCH Computer Architecture News(2001).  Alex Ramirez Luiz\u00a0Andr\u00e9 Barroso Kourosh Gharachorloo Robert Cohn Josep Larriba-Pey P\u00a0Geoffrey Lowney and Mateo Valero. 2001. Code layout optimizations for transaction processing workloads. ACM SIGARCH Computer Architecture News(2001).","DOI":"10.1145\/379240.379260"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300999"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320085"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3002947"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"e_1_3_2_1_72_1","volume-title":"Samsung Exynos M3 Processor","author":"Rupley J","year":"2018","unstructured":"J Rupley . 2018. Samsung Exynos M3 Processor . IEEE Hot Chips 30( 2018 ). J Rupley. 2018. Samsung Exynos M3 Processor. IEEE Hot Chips 30(2018)."},{"key":"e_1_3_2_1_73_1","unstructured":"Andr\u00e9 Seznec. 2014. Tage-sc-l branch predictors. In JILP-Championship Branch Prediction.  Andr\u00e9 Seznec. 2014. Tage-sc-l branch predictors. In JILP-Championship Branch Prediction."},{"key":"e_1_3_2_1_74_1","unstructured":"Andr\u00e9 Seznec. 2020. The FNL+ MMA Instruction Cache Prefetcher. In IPC-1-First Instruction Prefetching Championship.  Andr\u00e9 Seznec. 2020. The FNL+ MMA Instruction Cache Prefetcher. In IPC-1-First Instruction Prefetching Championship."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232985"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"crossref","unstructured":"Alan\u00a0Jay Smith. 1978. Sequential program prefetching in memory hierarchies. Computer12(1978) 7\u201321.  Alan\u00a0Jay Smith. 1978. Sequential program prefetching in memory hierarchies. Computer12(1978) 7\u201321.","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555766"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480046"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322227"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2974217"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636095"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798239"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"e_1_3_2_1_84_1","volume-title":"The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Apache_Kafka&oldid=988898935. [Online","author":"Wikipedia","year":"2020","unstructured":"Wikipedia contributors. 2020. Apache Kafka \u2014 Wikipedia , The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Apache_Kafka&oldid=988898935. [Online ; accessed 23- November - 2020 ]. Wikipedia contributors. 2020. Apache Kafka \u2014 Wikipedia, The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Apache_Kafka&oldid=988898935. [Online; accessed 23-November-2020]."},{"key":"e_1_3_2_1_85_1","volume-title":"The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Verilator&oldid=989046249. [Online","author":"Wikipedia Wikipedia","year":"2021","unstructured":"Wikipedia contributors. 2020. Verilator \u2014 Wikipedia , The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Verilator&oldid=989046249. [Online ; accessed 8- April - 2021 ]. Wikipedia contributors. 2020. Verilator \u2014 Wikipedia, The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Verilator&oldid=989046249. [Online; accessed 8-April-2021]."},{"key":"e_1_3_2_1_86_1","volume-title":"The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Apache_Cassandra&oldid=1010524207. [Online","author":"Wikipedia","year":"2021","unstructured":"Wikipedia contributors. 2021. Apache Cassandra \u2014 Wikipedia , The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Apache_Cassandra&oldid=1010524207. [Online ; accessed 7- April - 2021 ]. Wikipedia contributors. 2021. Apache Cassandra \u2014 Wikipedia, The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=Apache_Cassandra&oldid=1010524207. [Online; accessed 7-April-2021]."},{"key":"e_1_3_2_1_87_1","volume-title":"The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=X86-64&oldid=1016690406. [Online","author":"Wikipedia Wikipedia","year":"2021","unstructured":"Wikipedia contributors. 2021. X86-64 \u2014 Wikipedia , The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=X86-64&oldid=1016690406. [Online ; accessed 10- April - 2021 ]. Wikipedia contributors. 2021. X86-64 \u2014 Wikipedia, The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=X86-64&oldid=1016690406. [Online; accessed 10-April-2021]."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"crossref","unstructured":"Ahmad Yasin. 2014. A top-down method for performance analysis and counters architecture. In ISPASS.  Ahmad Yasin. 2014. A top-down method for performance analysis and counters architecture. In ISPASS.","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145016"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/1007568.1007592"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480124","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480124","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480124","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:57Z","timestamp":1750191537000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480124"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":90,"alternative-id":["10.1145\/3466752.3480124","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480124","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}